SLUSFU6A September   2025  – November 2025 UCC27834-Q1 , UCC27884-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Dynamic Electrical Characteristics
    7. 5.7 Timing Diagrams
    8. 5.8 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Input Stages and Interlock
      2. 6.3.2 Undervoltage Lockout (UVLO)
      3. 6.3.3 Level Shifter
      4. 6.3.4 Output Stage
      5. 6.3.5 Low Propagation Delays and Tightly Matched Outputs
      6. 6.3.6 HS Node dV/dt
      7. 6.3.7 Operation Under Negative HS Voltage Condition
    4. 6.4 Device Functional Modes
      1. 6.4.1 Input and Output Logic Table
      2. 6.4.2 Operation Under 100% Duty Cycle Condition
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Selecting HI and LI Low Pass Filter Components (RHI, RLI, CHI, CLI)
        2. 7.2.2.2 Selecting Bootstrap Capacitor (CBOOT)
        3. 7.2.2.3 Selecting VDD Bypass Capacitor (CVDD)
        4. 7.2.2.4 Selecting Bootstrap Resistor (RBOOT)
        5. 7.2.2.5 Selecting Gate Resistor RON/ROFF
        6. 7.2.2.6 Selecting Bootstrap Diode
        7. 7.2.2.7 Estimate the UCC278X4-Q1 Power Losses
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Third-Party Products Disclaimer
    2. 8.2 Documentation Support
      1. 8.2.1 Related Documentation
    3. 8.3 Receiving Notification of Documentation Updates
    4. 8.4 Support Resources
    5. 8.5 Trademarks
    6. 8.6 Electrostatic Discharge Caution
    7. 8.7 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

5.5 Electrical Characteristics

At VDD = VHB = 15V, VSS = VHS = 0, all voltages are with respect to VSS, no load on LO and HO, –40°C < TJ < +150°C (unless otherwise noted). Currents are positive into and negative out of the specified terminal.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY BLOCK
VVDD ON Turn-on threshold voltage of VDD 6.9 7.5 8.1 V
VVDD OFF Turn-off threshold voltage of VDD 6.4 7.0 7.6
VVDD HYS Hysteresis of VDD 0.5
VVHB ON Turn-on threshold voltage of VHB-VHS 6.2 6.8 7.4
VVHB OFF Turn-off threshold voltage of VHB-VHS 5.7 6.3 6.9
VVHB HYS Hysteresis of VHB-VHS 0.5
IVDDO VDD operating current HI = LI = 0 to 5V, f = 500kHz, CLOAD = 0 1100 2000 µA
IQVSS Quiescent VDD-VSS supply current HI = LI = 0V or 5V, DC on/off state 150 300 µA
IQBSO HB-HS operating supply current HI = LI = 0 to 5V, f = 500kHz, CLOAD = 0 1000 1300 µA
IQBS Quiescent HB-HS supply current HI = 0V or 5V, HO in DC on/off state 90 180 µA
IBL Bootstrap supply leakage current (HB to VSS) HB = HS = 230V, VDD = VSS = 0V 0.1 20 µA
INPUT AND ENABLE BLOCK
VINH  Input Pin (HI, LI,) high threshold 1.7 2.1 2.5 V
VINL Input Pin (HI, LI,) low threshold 0.7 1.0 1.3 V
VINHYS Input Pin (HI, LI,) threshold hysteresis 1.1 V
IINL HI, LI input low bias current HI, LI = 0V -5 5 µA
IINH HI, LI input high bias current HI, LI = 5V 20 55 µA
RHI Pull down resistor on HI input pin HI, LI = 5V 100 200 KΩ
RLI Pull down resistor on LI input pin HI, LI = 5V 100 200 KΩ
OUTPUT BLOCK
VDD-VLOH LO output high voltage LI = 5V, ILO = -20mA 250 500 mV
VHB-VHOH HO output high voltage HI = 5V, IHO = -20mA 250 500 mV
VLOL LO output low voltage LI = 0V, ILO = 20mA 20 40 mV
VHOL HO output low voltage HI = 0V, IHO = 20mA 20 40 mV
RLOL, RHOL LO, HO output pull-down resistance ILO = IHO = 20mA 1 2 Ω
RLOH, RHOH LO, HO output pull-up resistance ILO = IHO = -20mA 12.6 25
IGPK-(1) HO, LO output sink current HI = LI = 0V, HO = LO = 15V, PW<10us 4 A
IGPK+(1) HO, LO output source current HI = LI = 5V, HO = LO = 0V, PW<10us 3.5
(1) Ensured by design, not tested in production