The PCB layout of any DC/DC regulator is critical to the excellent performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the device regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the regulator is dependent on the PCB layout, to a great extent. In a buck regulator, the most critical PCB feature is the loop formed by the input capacitor or input capacitors, and power ground, as shown in Figure 8-12. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the regulator. Because of this disrupt, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Section 8.5.2 shows a recommended layout for the critical components of the TPSM656x0.

• Place the input capacitors as close as possible to the VIN pins and connect to ground through a short wide trace.
• Place the input capacitors in a symmetrical layout.
• Place the feedback divider as close as possible to the FB pin of the device. Place R_FBB, R_FBT, and C_FF, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_OUT can be somewhat longer. However, this latter trace must not be routed near any noise sources (such as the SW node) that can capacitively couple into the feedback path of the regulator.
• Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and also act as a heat dissipation path.
• Connect the thermal pad to the ground plane. The B1QFN package has a thermal pad (PAD) connection that can be soldered down to the PCB ground plane. This pad acts as a heat-sink connection. The integrity of this solder connection has a direct bearing on the total effective R_θJA of the application.
• Provide wide planes for VIN, VOUT, and GND. Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the regulator and maximizes efficiency.
• Provide enough PCB area for proper heat sinking. Enough copper area must be used to keep a low R_θJA, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper; and no less than one ounce. With the B1QFN package, use heat-sinking vias from the thermal pad to the rest of the PCB ground layer to assist in heat dissipation. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.

See the following PCB layout resources for additional important guidelines:

• AN-1149 Layout Guidelines for Switching Power Supplies application note
• AN-1229 SIMPLE SWITCHER® PCB Layout Guidelines application note
• Construction Your Power Supply- Layout Considerations seminar
• Low Radiated EMI Layout Made Simple with LM4360x and LM4600x application note