SPRSPC3 February   2026 AM13E23019

ADVANCE INFORMATION  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
    1. 3.1 Functional Block Diagram
  5. 4 Device Comparison
  6. 5 Terminal Configuration and Functions
    1. 5.1 Pin Diagram
      1.      Device Package Options
      2. 5.1.1 AM13E230x Pin Diagrams
    2. 5.2 Pin Attributes
      1. 5.2.1 Pin Attributes Header List
      2.      13
    3. 5.3 Signal Descriptions
      1.      15
      2.      16
      3.      17
      4.      18
      5.      19
      6.      20
      7.      21
      8.      22
      9.      23
      10.      24
      11.      25
      12.      26
      13.      27
      14.      28
      15.      29
      16.      30
      17.      31
      18.      32
      19.      33
      20.      34
      21.      35
      22.      36
      23.      37
      24.      38
      25.      39
      26.      40
      27.      41
      28.      42
      29.      43
      30.      44
      31.      45
      32.      46
      33.      47
      34.      48
      35.      49
      36.      50
    4. 5.4 Pin Connectivity Requirements
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings – Commercial
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Electrical Characteristics
    5. 6.5 Digital IO
    6. 6.6 Analog Peripherals
      1. 6.6.1 Analog-to-Digital Converter (ADC)
      2. 6.6.2 ADC Characteristics
        1. 6.6.2.1 ADC Operating Conditions
        2. 6.6.2.2 ADC Electrical Data and Timing
        3. 6.6.2.3 External ADC Start-of-Conversion Switching Characteristics
      3. 6.6.3 Comparator Subsystem (CMPSS)
      4. 6.6.4 CMPSS Electrical Data and Timing
        1. 6.6.4.1 CMPSS_LITE Comparator Electrical Characteristics
        2. 6.6.4.2 CMPSS_LITE DAC Static Electrical Characteristics
      5. 6.6.5 Programmable Gain Amplifier (PGA)
      6. 6.6.6 PGA Electrical Data and Timing
        1. 6.6.6.1 PGA Operating Conditions
        2. 6.6.6.2 PGA Characteristics
      7. 6.6.7 Temperature Sensor Characteristics
      8.      Internal Analog Connections
    7. 6.7 Control Peripherals
      1. 6.7.1 Multichannel Pulse Width Modulator (MCPWM)
      2. 6.7.2 Control Peripherals Synchronization
      3. 6.7.3 MCPWM Electrical Data and Timing
        1. 6.7.3.1 MCPWM Timing Requirements
        2. 6.7.3.2 MCPWM Switching Characteristics
      4. 6.7.4 Enhanced Capture eCAP
      5. 6.7.5 eCAP Block Diagram
      6. 6.7.6 eCAP Synchronization
      7. 6.7.7 eCAP Electrical Data and Timing
        1. 6.7.7.1 eCAP Timing Requirements
        2. 6.7.7.2 eCAP Switching Characteristics
      8. 6.7.8 Enhanced Quadrature Encoder Pulse (eQEP)
      9. 6.7.9 eQEP Electrical Data and Timing
        1. 6.7.9.1 eQEP Timing Requirements
        2. 6.7.9.2 eQEP Switching Characteristics
    8. 6.8 Communication Peripherals
      1. 6.8.1 Modular Controller Area Network (MCAN)
  8. 7 Detailed Description
    1. 7.1  Description
      1. 7.1.1 Functional Block Diagram
    2. 7.2  Memory
      1. 7.2.1 Peripheral Registers Memory Map
      2. 7.2.2 Static RAM
      3. 7.2.3 Flash Memory
    3. 7.3  Identification
    4. 7.4  Arm Cortex-M33 CPU
      1. 7.4.1 Trigonometric Math Unit (TMU)
      2. 7.4.2 Debug Subsystem
    5. 7.5  TinyEngineTM Neural-network Processing Unit (NPU)
    6. 7.6  DMA
    7. 7.7  Error Aggregator Module (EAM)
    8. 7.8  Power Management and Clock Unit (PMCU)
      1. 7.8.1 Power Management Unit (PMU)
      2. 7.8.2 Operating Modes
        1. 7.8.2.1 Functionality by Operating Mode
      3. 7.8.3 Clock Module (CKM)
    9. 7.9  UNICOMM (UART/I2C/SPI)
      1. 7.9.1 Universal Asychronous Receiver/Transmitter (UART)
      2. 7.9.2 Inter-Integrated Circuit (I2C)
      3. 7.9.3 Serial Peripheral Interface (SPI)
    10. 7.10 CAN-FD
    11. 7.11 Serial Wire Debug Interface
    12. 7.12 External Peripheral Interface (EPI)
    13. 7.13 Bootstrap Loader (BSL)
    14. 7.14 Security
      1. 7.14.1 Global Security Controller
      2. 7.14.2 AESADV
      3. 7.14.3 Keystore Controller
    15. 7.15 Timers (TIMx)
    16. 7.16 WWDT
  9. 8 Applications, Implementation, and Layout
    1. 8.1 External Oscillator
    2. 8.2 JTAG and TRACE
    3. 8.3 Application and Implementation
  10. 9 Device and Documentation Support
    1. 9.1 Third-Party Products Disclaimer
    2. 9.2 Device Nomenclature
    3. 9.3 Tools and Software
    4. 9.4 Documentation Support
    5. 9.5 Support Resources
    6. 9.6 Trademarks
    7. 9.7 Electrostatic Discharge Caution
    8. 9.8 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

1 Features

  • Device Cores
    • Arm®Cortex®-M33 32-bit CPU up to 200MHz
      • Floating Point Unit (FPU), Custom Datapath Extension (CDE), Memory Protection Unit (MPU) and Micro Trace Buffer (MTB)
      • DSP Extension and 32-bit Trigonometric Math Unit (TMU) accelerates trigonometric calculations
      • DMIPS=310 and Coremark=800
    • 1x TinyEngineTM Neural-Network Processing Unit (NPU) optimized for time-series Edge AI enablement
  • Memories
    • Up to 512kB (2 banks of up to 256kB, 1kB sectors) of non-volatile flash memory
      • 144-bit word with Error Correction Code
      • Bank swap for dual-image firmware
    • Up to 128kB of 0-wait state SRAM
      • Hardware parity and 1kB instruction cache
    • External Peripheral Interface (EPI) supporting SDRAM, ASRAM, or ASIC/FPGA external interfaces
  • High-Performance Analog Peripherals
    • 3x SAR Analog-to-digital Converters (ADCs)
      • 6.67MSPS with 12-bit resolution
      • Each ADC supports up to 32 channels
      • Configurable 1.65V or 2.5V internal shared voltage reference (VREF)
      • Support for external voltage reference (VREF)
      • Hardware oversampling and undersampling modes, with accumulation, averaging and outlier rejection
    • 4x Analog Comparator Sub-systems (CMPSS)
      • 2x Comparators with Window Functionality
      • 2x 10-bit effective DAC and 2x digital filters
      • CMPSS[2:3] support buffered DACL_OUT to pin
    • 3x Programmable Gain Amplifiers (PGA)
      • Unity Gain Support
      • Inverting and non-inverting gain mode support
      • Gain options: 1, 2/-1, 4/-3, 8/-7, 16/-15, 32/-31, 64/-63
      • 4:1 input mux supporting up to 12 channels
      • Programmable output filtering
    • Programmable analog connections between ADC, PGAs, CMPSS and DAC
  • Optimized Low-Power Modes
    • RUN: 49mA @ 200MHz
    • STANDBY: 1.84mA with CPU execution resume and 32kB SRAM retention
    • SHUTDOWN: <5μA with IO wake-up capability
  • Flexible System Peripherals
    • 12-channel Data Movement Architecture (DMA) controller
    • Nested Vectored Interrupt Controller (NVIC)
    • Up to 107 GPIO with Input/Output XBAR connectivity
    • 8 GPIOs with Shutdown Wakeup Capability
    • 1x Windowed Watchdog Timer (WWDT)
      • Independent 32kHz clock with programmable divider
      • 25-bit counter with configurable timer periods
    • 2x general-purpose timers
      • TIMG4 (32-bit), TIMG12 (16-bit)
      • Pre-scaler, Compare/Capture, Shadow
      • Up to 2x channels each
  • Real-time Control Peripherals
    • 5x Motor Control Pulse Width Modulation (MCPWM) modules
      • 6 PWM channels per module with 16-bit time base
      • 4 Start Of Conversion (SOCs) per module enable precise ADC sampling for single shunt or three shunt current sensing mode
      • Support dead-band, trip event and time base synchronization
    • 2x Enhanced Capture (eCAP) modules
      • 32-bit timer for speed, elapsed time, period and duty cycle measurements
      • 1x alternative PWM channel per module
    • 3x Enhanced Quadrature Encoder Pulse (eQEP)
      • Supports linear or rotary incremental encoder interface
      • Edge capture unit for optimized speed measurement at low speed
    • Device Crossbars (INPUTXBAR, OUTPUTXBAR, PWMXBAR)
      • Flexibility to route signals from GPIO to other modules

      • For example, the INPUTXBAR is used to route signals from a GPIO to other modules such as ADC, CMPSS, MCPWM, eCAP, eQEP, and external interrupts

  • Enhanced Serial Communication Interfaces
    • Two configurable serial interfaces supporting UART (LIN) or I2C (SMBus/PMBus)
    • Four configurable serial interfaces supporting UART, I2C, or SPI

    • One Modular Controller Area Network (MCAN) with Flexible Data-rate (CAN FD)

  • Clock System
    • Internal 4MHz/32MHz oscillator (SYSOSC)
    • Internal 32kHz oscillator (LFOSC)
    • System Phase-locked loop (SYSPLL) up to 200MHz
    • External 4MHz to 25MHz crystal oscillator (XTAL)
    • External 4MHz to 48MHz clock input (HFCLK)
  • OS Support
    • FreeRTOS, Zephyr, Baremetal
  • Safety
    • Enabling IEC61508 SIL-2 and SIL-3 systems
  • Data Integrity and Encryption
    • Secure Boot/FWU/Debug/JTAG Lock
    • Secure Key Storage and Management
    • Privileged/Non-Privileged resource partitioning
    • Flash Write/Erase/Hide Protections
    • Device Life cycle Management
    • AES Encryption with 128- or 256-bit Key
    • Unique Identification Number (UID)
  • Internal Diagnostic Modules
    • Cyclic Redundancy Checker (CRC-16, CRC-32)
    • Integrated Temperature Sensor
    • Integrated BOR/POR Supply Monitors
  • Development Support
    • JTAG (4-pin) and Serial Wire Debug (SWD) (2-pin)
    • Micro Trace Buffer (MTB)
    • Embedded Trace Macrocell (ETM) (TRACE_DATA[0:3])
      • Supports Serial Trace and Parallel Trace
  • Package Options
    • 128-pin PDT Thin Quad Flat Package (TQFP) (0.4mm pitch)
    • 100-pin PZ Low-profile Quad Flat Pack (LQFP) (0.5mm pitch)
    • 80-pin PN Low-profile Quad Flat Pack (LQFP) (0.5mm pitch)
    • 64-pin PM Low-profile Quad Flat Pack (LQFP) (0.5mm pitch)
    • 48-pin PT Low-profile Quad Flat Pack (LQFP) (0.5mm pitch)
    • 48-pin RGZ Very Thin Quad Flatpack No-Lead (VQFN) (0.5mm pitch)
  • Operating Characteristics
    • Supply voltage: 3.3V
    • Ambient Temperature Range(TA): –40°C up to 105°C