CDC318A

ACTIVE

1-line to 18-line clock driver with I2C control interface

Order now

Data sheet

document-pdfAcrobat 1-Line To 18-Line Clock Driver With I2C Control Interface datasheet (Rev. A)

CDC318A

ACTIVE

Order now

Product details

Number of outputs

18

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Output skew (ps)

250

Operating temperature range (°C)

0 to 70

Rating

Catalog

Output type

LVTTL

Input type

LVTTL

Number of outputs

18

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Output skew (ps)

250

Operating temperature range (°C)

0 to 70

Rating

Catalog

Output type

LVTTL

Input type

LVTTL

SSOP (DL)

48

164.358 mm² (15.88 mm × 10.35 mm)

High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications
Output Skew, t_sk(o), Less Than 250 ps
Pulse Skew, t_sk(p), Less Than 500 ps
Supports up to Four Unbuffered SDRAM Dual Inline Memory Modules (DIMMs)
I²C Serial Interface Provides Individual Enable Control for Each Output
Operates at 3.3 V
Distributed V_CC and Ground Pins Reduce Switching Noise
100-MHz Operation
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
Packaged in 48-Pin Shrink Small Outline (DL) Package

High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications
Output Skew, t_sk(o), Less Than 250 ps
Pulse Skew, t_sk(p), Less Than 500 ps
Supports up to Four Unbuffered SDRAM Dual Inline Memory Modules (DIMMs)
I²C Serial Interface Provides Individual Enable Control for Each Output
Operates at 3.3 V
Distributed V_CC and Ground Pins Reduce Switching Noise
100-MHz Operation
ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
Packaged in 48-Pin Shrink Small Outline (DL) Package

The CDC318A is a high-performance clock buffer designed to distribute high-speed clocks in PC applications. This device distributes one input (A) to 18 outputs (Y) with minimum skew for clock distribution. The CDC318A operates from a 3.3-V power supply. It is characterized for operation from 0°C to 70°C.

This device has been designed with consideration for optimized EMI performance. Depending on the application layout, damping resistors in series to the clock outputs (like proposed in the PC100 specification) may not be needed in most cases.

The device provides a standard mode (100K-bits/s) I²C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I²C device address table. Both of the I²C inputs (SDATA and SCLOCK) are 5-V tolerant and provide integrated pullup resistors (typically 140 k).

Three 8-bit I²C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318A provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.

The CDC318A is a high-performance clock buffer designed to distribute high-speed clocks in PC applications. This device distributes one input (A) to 18 outputs (Y) with minimum skew for clock distribution. The CDC318A operates from a 3.3-V power supply. It is characterized for operation from 0°C to 70°C.

This device has been designed with consideration for optimized EMI performance. Depending on the application layout, damping resistors in series to the clock outputs (like proposed in the PC100 specification) may not be needed in most cases.

The device provides a standard mode (100K-bits/s) I²C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I²C device address table. Both of the I²C inputs (SDATA and SCLOCK) are 5-V tolerant and provide integrated pullup resistors (typically 140 k).

Three 8-bit I²C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318A provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.

filter

Find other Clock buffers

Download View video with transcript Video