Product details

Function Single-ended Output frequency (Max) (MHz) 100 Number of outputs 10 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 250 Features I2C interface Operating temperature range (C) 0 to 70 Rating Catalog Output type LVTTL Input type LVTTL
Function Single-ended Output frequency (Max) (MHz) 100 Number of outputs 10 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 250 Features I2C interface Operating temperature range (C) 0 to 70 Rating Catalog Output type LVTTL Input type LVTTL
SSOP (DB) 28 54 mm² 5.3 x 10.2
  • High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM (Synchronous DRAM) Clock Buffering Applications
  • Output Skew, tsk(o), Less Than 250 ps
  • Pulse Skew, tsk(p), Less Than 500 ps
  • Supports up to Two Unbuffered SDRAM DIMMs (Dual Inline Memory Modules)
  • I2C Serial Interface Provides Individual Enable Control for Each Output
  • Operates at 3.3 V
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
  • Packaged in 28-Pin Shrink Small Outline (DB) Package

  • High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM (Synchronous DRAM) Clock Buffering Applications
  • Output Skew, tsk(o), Less Than 250 ps
  • Pulse Skew, tsk(p), Less Than 500 ps
  • Supports up to Two Unbuffered SDRAM DIMMs (Dual Inline Memory Modules)
  • I2C Serial Interface Provides Individual Enable Control for Each Output
  • Operates at 3.3 V
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
  • Packaged in 28-Pin Shrink Small Outline (DB) Package

The CDC319 is a high-performance clock buffer that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The CDC319 operates from a 3.3-V power supply, and is characterized for operation from 0°C to 70°C.

The device provides a standard mode (100K-bits/s) I2C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I2C device address table. Both of the I2C inputs (SDATA and SCLOCK) provide integrated pullup resistors (typically 140 k) and are 5-V tolerant.

Three 8-bit I2C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC319 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.

The CDC319 is a high-performance clock buffer that distributes one input (A) to 10 outputs (Y) with minimum skew for clock distribution. The CDC319 operates from a 3.3-V power supply, and is characterized for operation from 0°C to 70°C.

The device provides a standard mode (100K-bits/s) I2C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I2C device address table. Both of the I2C inputs (SDATA and SCLOCK) provide integrated pullup resistors (typically 140 k) and are 5-V tolerant.

Three 8-bit I2C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC319 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 1-Line To 10-Line Clock Driver datasheet (Rev. A) 25 Oct 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDC319 IBIS Model

SCAC011.ZIP (8 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
SSOP (DB) 28 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos