Dual-channel square/sine-to-square wave clock buffer


Product details


Function Single-ended Additive RMS jitter (Typ) (fs) 370 Output frequency (Max) (MHz) 52 Number of outputs 2 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 500 Features 1:2 fanout Operating temperature range (C) -40 to 85 Rating Catalog Output type SQUARE Input type SINE, SQUARE open-in-new Find other Clock buffers

Package | Pins | Size

DSBGA (YFP) 8 0 mm² .8 x 1.6 open-in-new Find other Clock buffers


  • Low Additive Noise:
    • –149 dBc/Hz at 10-kHz Offset Phase Noise
    • 0.37 ps (RMS) Output Jitter
  • Limited Output Slew Rate for EMI Reduction
    (1- to 5-ns Rise/Fall Time for 10-pF to 50-pF Loads)
  • Adaptive Output Stage Controls Reflection
  • Regulated 1.8-V Externally Available I/O Supply
  • Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP
    (0.8 mm × 1.6 mm)
  • ESD Performance Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 1000-V Charged-Device Model
      (JESD22-C101-A Level III)

All trademarks are the property of their respective owners.

open-in-new Find other Clock buffers


The CDC3RL02 is a two-channel clock fan-out buffer and is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK_REQ1 and CLK_REQ2), each of which enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-to-peak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8-V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

The CDC3RL02 is offered in a 0.4-mm pitch wafer-level chip-scale (WCSP) package (0.8 mm × 1.6 mm) and is optimized for very low standby current consumption.

open-in-new Find other Clock buffers

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CDC3RL02 Low Phase-Noise Two-Channel Clock Fan-Out Buffer datasheet (Rev. F) Aug. 15, 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SCHM006.ZIP (47 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
Clock tree architect programming software
CLOCK-TREE-ARCHITECT Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
  • Accepts customer specific design requirements such as input frequencies, output frequencies, clock formats and clock counts
  • Generates clock trees by taking into account a variety of advanced specifications, such as noise floor and phase determinism requirements
  • Presents clear and intuitive block (...)

CAD/CAE symbols

Package Pins Download
DSBGA (YFP) 8 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​