Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDCBT1001

ACTIVE

1.2-V to 1.8-V clock buffer and level translator

Order now
Data sheet

CDCBT1001

ACTIVE
Data sheet Order now

Product details

Function Level translator, Single-ended Output frequency (max) (MHz) 24 Number of outputs 1 Output supply voltage (V) 1.8 Core supply voltage (V) 1.2 Features 1.2V to 1.8V Clock Buffer and Level Translator Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
Function Level translator, Single-ended Output frequency (max) (MHz) 24 Number of outputs 1 Output supply voltage (V) 1.8 Core supply voltage (V) 1.2 Features 1.2V to 1.8V Clock Buffer and Level Translator Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
X2SON (DPW) 5 0.64 mm² 0.8 x 0.8
  • Clock frequency range: DC to 24 MHz
  • 1.2-V to 1.8-V LVCMOS clock level translation:
    • VDD_IN = 1.2 V ± 10%
    • VDD_OUT = 1.8 V ± 10%
  • Low additive jitter and phase noise:
    • 0.8-ps maximum 12-kHz to 5-MHz additive RMS jitter (fout = 24 MHz)
    • –120-dBc/Hz maximum phase noise at 1-kHz offset (fout = 24 MHz)
    • –148-dBc/Hz maximum phase noise floor (fout = 24 MHz, foffset ≥ 1 MHz)
  • 5-ns 20% to 80% rise/fall time
  • 10-ns propagation delay
  • Low current consumption
  • –40°C to 85°C operating temperature range
  • Clock frequency range: DC to 24 MHz
  • 1.2-V to 1.8-V LVCMOS clock level translation:
    • VDD_IN = 1.2 V ± 10%
    • VDD_OUT = 1.8 V ± 10%
  • Low additive jitter and phase noise:
    • 0.8-ps maximum 12-kHz to 5-MHz additive RMS jitter (fout = 24 MHz)
    • –120-dBc/Hz maximum phase noise at 1-kHz offset (fout = 24 MHz)
    • –148-dBc/Hz maximum phase noise floor (fout = 24 MHz, foffset ≥ 1 MHz)
  • 5-ns 20% to 80% rise/fall time
  • 10-ns propagation delay
  • Low current consumption
  • –40°C to 85°C operating temperature range

The CDCBT1001 is a 1.2-V to 1.8-V clock buffer and level translator. The VDD_IN pin supply voltage defines the input LVCMOS clock level. The VDD_OUT pin supply voltage defines the output LVCMOS clock level. VDD_IN = 1.2 V ± 10%. VDD_OUT = 1.8 V ± 10%

The 12-kHz to 5-MHz additive RMS jitter at 24 MHz is less than 0.8 ps.

The CDCBT1001 is a 1.2-V to 1.8-V clock buffer and level translator. The VDD_IN pin supply voltage defines the input LVCMOS clock level. The VDD_OUT pin supply voltage defines the output LVCMOS clock level. VDD_IN = 1.2 V ± 10%. VDD_OUT = 1.8 V ± 10%

The 12-kHz to 5-MHz additive RMS jitter at 24 MHz is less than 0.8 ps.
filter Find other Clock buffers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet CDCBT1001 1.2-V to 1.8-V Clock Buffer and Level Translator datasheet PDF | HTML 20 May 2022
EVM User's guide CDCBT1001EVM Evaluation Instructions PDF | HTML 16 May 2022
Certificate CDCBT1001EVM EU RoHS Declaration of Conformity (DoC) 25 Mar 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDCBT1001 IBIS model

SCEM796.ZIP (13 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
X2SON (DPW) 5 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos