Direct Rambus™ clock generator


Product details


Function Memory interface Additive RMS jitter (Typ) (fs) 50 Output frequency (Max) (MHz) 400 Number of outputs 1 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 0 Features Rambus XDR Operating temperature range (C) -40 to 85 Rating Catalog Output type CMOS Input type CMOS open-in-new Find other Clock buffers

Package | Pins | Size

SSOP (DBQ) 24 52 mm² 8.65 x 6 open-in-new Find other Clock buffers


  • 400-MHz Differential Clock Source for Direct Rambus™ Memory Systems for an 800-MHz Data Transfer Rate
  • Fail-Safe Power Up Initialization
  • Synchronizes the Clock Domains of the Rambus Channel With an External System or Processor Clock
  • Three Power Operating Modes to Minimize Power for Mobile and Other Power-Sensitive Applications
  • Operates From a Single 3.3-V Supply and 120 mW at 300 MHz (Typ)
  • Packaged in a Shrink Small-Outline Package (DBQ)
  • Supports Frequency Multipliers: 4, 6, 8, 16/3
  • No External Components Required for PLL
  • Supports Independent Channel Clocking
  • Spread Spectrum Clocking Tracking Capability to Reduce EMI
  • Designed for Use With TI’s 133-MHz Clock Synthesizers CDC924 and CDC921
  • Cycle-Cycle Jitter Is Less Than 50 ps at 400 MHz
  • Certified by Gigatest Labs to Exceed the Rambus DRCG Validation Requirement
  • Supports Industrial Temperature Range of –40°C to 85°C

DIRECT RAMBUS, Rambus are trademarks of Rambus Inc.

open-in-new Find other Clock buffers


The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCR83A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCR83A is characterized for operation over free-air temperatures of –40°C to 85°C.

open-in-new Find other Clock buffers

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Datasheet Direct Rambus(TM) Clock Generator datasheet Aug. 25, 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SCAC068.ZIP (12 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SSOP (DBQ) 24 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​