High performance 1:10 clock buffer for general purpose applications with support up to 105C


Product details


Function Single-ended Additive RMS jitter (Typ) (fs) 45 Output frequency (Max) (MHz) 200 Number of outputs 10 Output supply voltage (V) 3.3, 2.5 Core supply voltage (V) 2.5, 3.3 Output skew (ps) 100 Features Pin control Operating temperature range (C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL open-in-new Find other Clock buffers

Package | Pins | Size

TSSOP (PW) 24 34 mm² 4.4 x 7.8 open-in-new Find other Clock buffers


  • High-Performance 1:10 Clock Driver
  • Operates up to 200 MHz at VDD 3.3 V
  • Pin-to-Pin Skew < 100 ps at VDD 3.3 V
  • VDD Range: 2.3 V to 3.6 V
  • Operating Temperature Range –40°C to 105°C
  • Supports 105ºC Ambient Temperature (see
    Thermal Considerations)
  • Output Enable Glitch Suppression
  • Distributes One Clock Input to Two Banks of Five
  • 25-Ω On-Chip Series Damping Resistors
  • Packaged in 24-Pin TSSOP
open-in-new Find other Clock buffers


The CDCVF2310 device is a high-performance, low-skew clock buffer that operates up to 200 MHz. Two banks of five outputs each provide low-skew copies of CLK. After power up, the default state of the outputs is low regardless of the state of the control pins. For normal operation, the outputs of bank 1Y[0:4] or 2Y[0:4] can be placed in a low state when the control pins (1G or 2G, respectively) are held low and a negative clock edge is detected on the CLK input. The outputs of bank 1Y[0:4] or 2Y[0:4] can be switched into the buffer mode when the control pins (1G and 2G) are held high and a negative clock edge is detected on the CLK input. The device operates in a 2.5-V and 3.3-V environment. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.

The CDCVF2310 is characterized for operation from –40°C to 85°C.

open-in-new Find other Clock buffers

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet CDCVF2310 2.5-V to 3.3-V High-Performance Clock Buffer datasheet (Rev. D) Oct. 30, 2015
Application note Using TI's CDCVF2310 and CDCVF25081 with TLK1501 Serial Transceiver May 14, 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SCAC026C.ZIP (33 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
TSSOP (PW) 24 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​