Home Motor drivers Brushless DC (BLDC) motor drivers BLDC drivers
Home
Motor drivers
Brushless DC (BLDC) motor drivers
BLDC drivers

DRV8351-SEP

ACTIVE

Radiation-tolerant, 40V simple 3-phase gate driver with bootstrap diodes

Order now
Data sheet

DRV8351-SEP

ACTIVE
Data sheet Order now

Product details

Rating Space Architecture Gate driver Vs (min) (V) 5 Vs ABS (max) (V) 57.5 Operating temperature range (°C) -55 to 125
Rating Space Architecture Gate driver Vs (min) (V) 5 Vs ABS (max) (V) 57.5 Operating temperature range (°C) -55 to 125
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • 40V Three Phase Half-Bridge Gate driver
    • Drives N-Channel MOSFETs (NMOS)
    • Gate Driver Supply (GVDD): 5-15V
    • MOSFET supply (SHx) supports up to 40V
  • Radiation Performance
    • SEL, SEB, and SET resistant up to LET = 43 MeV-cm2 /mg
    • SET and SEFI characterized up to LET = 43 MeV-cm2 /mg
    • TID assured for every wafer lot up to 30 krad(Si)
    • TID characterized up to 30 krad(Si)
    • Cross conduction event is observed during SEE and SEB. Refer to SEE report for more details.
  • Space-enhanced plastic (space EP):
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication site
    • Extended Product Life Cycle
    • Product Traceability
  • Integrated Bootstrap Diodes
  • Supports Inverting and Non-Inverting INLx inputs
  • Bootstrap gate drive architecture
    • 750mA source current
    • 1.5- sink current
  • Low leakage current on SHx pins (<55µA)
  • Absolute maximum BSTx voltage up to 57.5V
  • Supports negative transients up to -22V on SHx
  • Fixed deadtime insertion of 200nS
  • Supports 3.3V and 5V logic inputs with 20V Abs max
  • 4nS typical propagation delay matching
  • Compact TSSOP package
  • Efficient system design with Power Blocks
  • Integrated protection features
    • BST undervoltage lockout (BSTUV)
    • GVDD undervoltage (GVDDUV)
  • 40V Three Phase Half-Bridge Gate driver
    • Drives N-Channel MOSFETs (NMOS)
    • Gate Driver Supply (GVDD): 5-15V
    • MOSFET supply (SHx) supports up to 40V
  • Radiation Performance
    • SEL, SEB, and SET resistant up to LET = 43 MeV-cm2 /mg
    • SET and SEFI characterized up to LET = 43 MeV-cm2 /mg
    • TID assured for every wafer lot up to 30 krad(Si)
    • TID characterized up to 30 krad(Si)
    • Cross conduction event is observed during SEE and SEB. Refer to SEE report for more details.
  • Space-enhanced plastic (space EP):
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication site
    • Extended Product Life Cycle
    • Product Traceability
  • Integrated Bootstrap Diodes
  • Supports Inverting and Non-Inverting INLx inputs
  • Bootstrap gate drive architecture
    • 750mA source current
    • 1.5- sink current
  • Low leakage current on SHx pins (<55µA)
  • Absolute maximum BSTx voltage up to 57.5V
  • Supports negative transients up to -22V on SHx
  • Fixed deadtime insertion of 200nS
  • Supports 3.3V and 5V logic inputs with 20V Abs max
  • 4nS typical propagation delay matching
  • Compact TSSOP package
  • Efficient system design with Power Blocks
  • Integrated protection features
    • BST undervoltage lockout (BSTUV)
    • GVDD undervoltage (GVDDUV)

DRV8351-SEP is a three phase half-bridge gate driver, capable of driving high-side and low-side N-channel power MOSFETs. The DRV8351-SEPD generates the correct gate drive voltages using an integrated bootstrap diode and external capacitor for the high-side MOSFETs. GVDD is used to generate gate drive voltage for the low-side MOSFETs. The Gate Drive architecture supports peak up to 750mA source and 1.5A sink currents.

The phase pins SHx are able to tolerate significant negative voltage transients; while high side gate driver supply BSTx and GHx can support higher positive voltage transients (57.5V) abs max voltage which improve the robustness of the system. Small propagation delay and delay matching specifications minimize the dead-time requirement which further improves efficiency. Undervoltage protection is provided for both low and high sides through GVDD and BST undervoltage lockout.

DRV8351-SEP is a three phase half-bridge gate driver, capable of driving high-side and low-side N-channel power MOSFETs. The DRV8351-SEPD generates the correct gate drive voltages using an integrated bootstrap diode and external capacitor for the high-side MOSFETs. GVDD is used to generate gate drive voltage for the low-side MOSFETs. The Gate Drive architecture supports peak up to 750mA source and 1.5A sink currents.

The phase pins SHx are able to tolerate significant negative voltage transients; while high side gate driver supply BSTx and GHx can support higher positive voltage transients (57.5V) abs max voltage which improve the robustness of the system. Small propagation delay and delay matching specifications minimize the dead-time requirement which further improves efficiency. Undervoltage protection is provided for both low and high sides through GVDD and BST undervoltage lockout.
filter Find other BLDC drivers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Top documentation Type Title Format options Date
* Data sheet DRV8351-SEP: 40V Three-Phase BLDC Gate Driver datasheet (Rev. A) PDF | HTML 30 Apr 2025
* Radiation & reliability report DRV8351-SEP Single-Event Effects (SEE) Report PDF | HTML 22 Jan 2025
* Radiation & reliability report DRV8351-SEP Production Flow and Reliability Report PDF | HTML 21 Jan 2025
* Radiation & reliability report DRV8351-SEP Total Ionizing Dose (TID) Report PDF | HTML 12 Dec 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DRV8351EVM — DRV8351 evaluation module

The DRV8351-SEP evaluation module (EVM) is a 30A, 3-phase brushless DC drive stage based on the DRV8351-SEP gate driver for BLDC motors. The DRV8351-SEP incorporates three diodes for bootstrap operation without the need for external diodes. The EVM includes three current shunt amplifiers for (...)
User guide: PDF | HTML
Not available on TI.com
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 20 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos