±10 V-Input Precision Isolated Amplifier


Product details


Input range (Vp-p) ±10 Isolation working voltage VIOWM (rms) (V) 3500 Input offset (+/-) (Max) (mV) 50 Input offset drift (+/-) (Typ) (uV/C) 200 Gain error (+/-) (Max) (%) 0.5 Gain error drift (+/-) (Typ) (ppm/°C) 10 Gain non-linearity (+/-) (Max) (%) 0.01 Small signal bandwidth (Typ) (kHz) 60 Rating Catalog Operating temperature range (C) -55 to 125 open-in-new Find other Isolated amplifiers

Package | Pins | Size

CDIP SB (JVD) 16 open-in-new Find other Isolated amplifiers

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 9
Type Title Date
* Datasheet Precision Low Cost Isolation Amplifier datasheet Sep. 27, 2000
Technical articles Isolation 101: How to find the right isolation solution for your application Feb. 11, 2020
Technical articles Chief Technology Officer Ahmad Bahai discusses isolation in a world of collaboration Oct. 02, 2018
Technical articles Why capacitive isolation: a vital building block for sensors in smart cities Jan. 16, 2018
Technical articles The top trends in high-voltage power, from isolation to wide-bandgap technologies Dec. 06, 2017
Application notes Boost ISO120 Bandwidth to More Than 100kHz Sep. 27, 2000
Application notes Partial Discharge Testing: What It Is and What It Means Sep. 27, 2000
Application notes Single-Supply Operation of Isolation Amplifiers Sep. 27, 2000
Application notes Synchronization Of ISO120/121 Isolation Amplifier Sep. 27, 2000

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SBOM031.ZIP (1 KB) - PSpice Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
CDIP SB (JVD) 16 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos