Product details

Input range (Vp-p) ±10 Isolation working voltage VIOWM (rms) (V) 3500 Input offset (+/-) (Max) (mV) 50 Input offset drift (+/-) (Typ) (uV/C) 200 Gain error (+/-) (Max) (%) 0.5 Gain error drift (+/-) (Typ) (ppm/°C) 10 Gain non-linearity (+/-) (Max) (%) 0.01 Small signal bandwidth (Typ) (kHz) 60 Rating Catalog Operating temperature range (C) -55 to 125
Input range (Vp-p) ±10 Isolation working voltage VIOWM (rms) (V) 3500 Input offset (+/-) (Max) (mV) 50 Input offset drift (+/-) (Typ) (uV/C) 200 Gain error (+/-) (Max) (%) 0.5 Gain error drift (+/-) (Typ) (ppm/°C) 10 Gain non-linearity (+/-) (Max) (%) 0.01 Small signal bandwidth (Typ) (kHz) 60 Rating Catalog Operating temperature range (C) -55 to 125
CDIP SB (JVD) 16
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 9
Type Title Date
* Data sheet Precision Low Cost Isolation Amplifier datasheet 27 Sep 2000
White paper Comparing isolated amplifiers and isolated modulators (Rev. A) 28 Feb 2019
Technical article Get cerTIfied, not certi-FRIED! Electromagnetic compatibility testing explained (Part 4) 06 Feb 2015
Technical article Using delta-sigma modulators for isolated high-voltage measurements 09 Jan 2015
Technical article Part III: Get CerTIfied, not certi-FRIED! Electromagnetic compatibility testing explained 02 Dec 2014
Application note Boost ISO120 Bandwidth to More Than 100kHz 27 Sep 2000
Application note Partial Discharge Testing: What It Is and What It Means 27 Sep 2000
Application note Single-Supply Operation of Isolation Amplifiers 27 Sep 2000
Application note Synchronization Of ISO120/121 Isolation Amplifier 27 Sep 2000

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

ISO121 PSpice Model

SBOM031.ZIP (1 KB) - PSpice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
CDIP SB (JVD) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos