Product details

Technology Family LSF Applications I2C, MDIO, SMBus Bits (#) 4 High input voltage (Min) (Vih) 0.9 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 0.9 Vout (Max) (V) 5.5 IOH (Max) (mA) 0 IOL (Max) (mA) 0 Rating Automotive
Technology Family LSF Applications I2C, MDIO, SMBus Bits (#) 4 High input voltage (Min) (Vih) 0.9 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 0.9 Vout (Max) (V) 5.5 IOH (Max) (mA) 0 IOL (Max) (mA) 0 Rating Automotive
TSSOP (PW) 14 32 mm² 5 x 6.4
  • AEC-Q100 qualified for automotive applications
    • Temperature grade 1: –40°C ≤ TA ≤ 125°C
    • Device HBM ESD classification level 2
    • CDM ESD classification level C6
  • Provides auto-bidirectional voltage translation without direction pin
  • Supports open drain or push-pull applications such as I2C, I2S, SPI, UART, JTAG, MDIO, SDIO, and GPIO
  • Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30-pF capacitor load and up to 40-MHz up/down translation at 50-pF capacitor load
  • Supports Ioff, partial power down mode (see Section 7.3)
  • Allows bidirectional voltage level translation between
    • 0.95 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.2 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.8 V ↔ 2.5, 3.3, 5.5 V
    • 2.5 V ↔ 3.3, 5.5 V
    • 3.3 V ↔ 5.5 V
  • 5-V tolerance on I/O ports
  • Low Ron enables better signal integrity
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD17
  • AEC-Q100 qualified for automotive applications
    • Temperature grade 1: –40°C ≤ TA ≤ 125°C
    • Device HBM ESD classification level 2
    • CDM ESD classification level C6
  • Provides auto-bidirectional voltage translation without direction pin
  • Supports open drain or push-pull applications such as I2C, I2S, SPI, UART, JTAG, MDIO, SDIO, and GPIO
  • Supports up to 100-MHz up translation and greater than 100-MHz down translation at ≤ 30-pF capacitor load and up to 40-MHz up/down translation at 50-pF capacitor load
  • Supports Ioff, partial power down mode (see Section 7.3)
  • Allows bidirectional voltage level translation between
    • 0.95 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.2 V ↔ 1.8, 2.5, 3.3, 5.5 V
    • 1.8 V ↔ 2.5, 3.3, 5.5 V
    • 2.5 V ↔ 3.3, 5.5 V
    • 3.3 V ↔ 5.5 V
  • 5-V tolerance on I/O ports
  • Low Ron enables better signal integrity
  • Flow-through pinout for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD17

The LSF0204-Q1 is automotive qualified four channel auto bidirectional voltage translator that operate from 0.8 V to 4.5 V (Vref_A) and 1.8 V to 5.5 V (Vref_B). This range allows for bidirectional voltage translations between 0.8 V and 5.5 V without the need for a direction pin.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low Ron of the switch allows connections to be made with minimal propagation delay and minimal signal distortion. The voltage on the A or B side will be limited to Vref_A and can be pulled up to any level between Vref_A and 5.5 V

The supply voltage (VPUn) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_A. EN must be LOW to ensure the high-impedance state during power-up or power-down.

The LSF0204-Q1 is automotive qualified four channel auto bidirectional voltage translator that operate from 0.8 V to 4.5 V (Vref_A) and 1.8 V to 5.5 V (Vref_B). This range allows for bidirectional voltage translations between 0.8 V and 5.5 V without the need for a direction pin.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low Ron of the switch allows connections to be made with minimal propagation delay and minimal signal distortion. The voltage on the A or B side will be limited to Vref_A and can be pulled up to any level between Vref_A and 5.5 V

The supply voltage (VPUn) for each channel may be individually set up with a pull up resistor. For example, CH1 may be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_A. EN must be LOW to ensure the high-impedance state during power-up or power-down.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet LSF0204-Q1 Automotive Qualified 4-Bit Auto-Bidirectional Multi-Voltage Level Translator datasheet (Rev. B) 29 Apr 2021
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, P, N, and DGV Packages

This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
In stock
Limit: 5
Evaluation board

LSF-EVM — 1 to 8-bit LSF Translator Family Evaluation Module

The LSF family of devices are level translators that support a voltage range of 0.95V and 5V and provide multi-voltage bidirectional translation without a direction pin.

The LSF-EVM comes populated with the LSF0108PWR device and has landing patterns that are compatible with the LSF0101DRYR (...)

In stock
Limit: 5
Simulation model

LSF0204 HSPICE Model

SLVMAL3.ZIP (7 KB) - HSpice Model
Package Pins Download
TSSOP (PW) 14 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos