Precision Timers
Product details
Parameters
Package | Pins | Size
Features
- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source
Up to 200 mA - On Products Compliant to MIL-PRF-38535,
All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include
Testing of All Parameters.
Description
These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or mono-stable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the a-stable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.
The threshold and trigger levels normally are two-thirds and one-third, respectively, of VCC. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset, and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | xx555 Precision Timers datasheet (Rev. I) | Sep. 15, 2014 |
User guide | AC-Coupled RS-485 Design Guide | Jun. 15, 2016 | |
User guide | Automatic Direction Control RS-485 Design Guide | Jun. 02, 2016 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
Reference designs
Design files
-
download TIDA-01365 BOM.pdf (41KB) -
download TIDA-01365 Assembly Drawing.pdf (164KB) -
download TIDA-01365 PCB.pdf (762KB) -
download TIDA-01365 CAD Files.zip (331KB) -
download TIDA-01365 Gerber.zip (323KB)
Design files
-
download TIDA-01090 BOM.pdf (96KB) -
download TIDA-01090 Assembly Drawing .pdf (70KB) -
download TIDA-01090 PCB.pdf (421KB) -
download TIDA-01090 CAD Files.zip (298KB) -
download TIDA-01090 Gerber.zip (0KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
PDIP (P) | 8 | View options |
SOIC (D) | 8 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.