Product details

Architecture Current FB Number of channels (#) 4 Total supply voltage (Min) (+5V=5, +/-5V=10) 7 Total supply voltage (Max) (+5V=5, +/-5V=10) 12 GBW (Typ) (MHz) 500 BW @ Acl (MHz) 1100 Acl, min spec gain (V/V) 1 Slew rate (Typ) (V/us) 2300 Vn at flatband (Typ) (nV/rtHz) 4.5 Vn at 1 kHz (Typ) (nV/rtHz) 7 Iq per channel (Typ) (mA) 10.6 Vos (offset voltage @ 25 C) (Max) (mV) 1 Rail-to-rail No Rating Catalog Operating temperature range (C) -40 to 85 Input bias current (Max) (pA) 15300000 Offset drift (Typ) (uV/C) 20 Output current (Typ) (mA) 75 2nd harmonic (dBc) 60 3rd harmonic (dBc) 78 @ MHz 10
Architecture Current FB Number of channels (#) 4 Total supply voltage (Min) (+5V=5, +/-5V=10) 7 Total supply voltage (Max) (+5V=5, +/-5V=10) 12 GBW (Typ) (MHz) 500 BW @ Acl (MHz) 1100 Acl, min spec gain (V/V) 1 Slew rate (Typ) (V/us) 2300 Vn at flatband (Typ) (nV/rtHz) 4.5 Vn at 1 kHz (Typ) (nV/rtHz) 7 Iq per channel (Typ) (mA) 10.6 Vos (offset voltage @ 25 C) (Max) (mV) 1 Rail-to-rail No Rating Catalog Operating temperature range (C) -40 to 85 Input bias current (Max) (pA) 15300000 Offset drift (Typ) (uV/C) 20 Output current (Typ) (mA) 75 2nd harmonic (dBc) 60 3rd harmonic (dBc) 78 @ MHz 10
SOIC (D) 14 52 mm² 8.65 x 6
  • 500MHz SMALL-SIGNAL BANDWIDTH
  • 500MHz, 2VPP BANDWIDTH
  • 0.1dB GAIN FLATNESS to 120MHz
  • 10ns CHANNEL SWITCHING TIME
  • LOW SWITCHING GLITCH: 40mVPP
  • 2300V/µs SLEW RATE
  • 0.035%/0.005° DIFFERENTIAL GAIN, PHASE
  • QUIESCENT CURRENT = 10.6mA
  • 1.1mA QUIESCENT CURRENT IN SHUTDOWN MODE
  • 88dB OFF ISOLATION IN DISABLE OR SHUTDOWN (10MHz)
  • APPLICATIONS
    • VIDEO ROUTER
    • LCD AND PLASMA DISPLAY
    • HIGH SPEED PGA
    • DROP-IN UPGRADE TO AD8174

    All trademarks are the property of their respective owners.

    • 500MHz SMALL-SIGNAL BANDWIDTH
    • 500MHz, 2VPP BANDWIDTH
    • 0.1dB GAIN FLATNESS to 120MHz
    • 10ns CHANNEL SWITCHING TIME
    • LOW SWITCHING GLITCH: 40mVPP
    • 2300V/µs SLEW RATE
    • 0.035%/0.005° DIFFERENTIAL GAIN, PHASE
    • QUIESCENT CURRENT = 10.6mA
    • 1.1mA QUIESCENT CURRENT IN SHUTDOWN MODE
    • 88dB OFF ISOLATION IN DISABLE OR SHUTDOWN (10MHz)
  • APPLICATIONS
    • VIDEO ROUTER
    • LCD AND PLASMA DISPLAY
    • HIGH SPEED PGA
    • DROP-IN UPGRADE TO AD8174

    All trademarks are the property of their respective owners.

    The OPA4872 offers a very wideband 4:1 multiplexer in an SO-14 package. Using only 10.6mA, the OPA4872 provides a user-settable output amplifier gain with greater than 500MHz large-signal bandwidth (2VPP). The switching glitch is improved over earlier solutions using a new (patented) input stage switching approach. This technique uses current steering as the input switch while maintaining an overall closed-loop design. The OPA4872 exhibits an off isolation of 88dB in either Disable or Shutdown mode. With greater than 500MHz small-signal bandwidth at a gain of 2, the OPA4872 gives a typical 0.1dB gain flatness to greater than 120MHz.

    System power may be optimized using the chip enable feature for the OPA4872. Taking the chip enable (EN) line high powers down the OPA4872 to less than 3.4mA total supply current. Further power reduction to 1.1mA quiescent current can be achieved by bringing the shutdown (SD) line high. Muxing multiple OPA4872s outputs together, then using the chip enable to select which channels are active, increases the number of possible inputs.

    The OPA4872 offers a very wideband 4:1 multiplexer in an SO-14 package. Using only 10.6mA, the OPA4872 provides a user-settable output amplifier gain with greater than 500MHz large-signal bandwidth (2VPP). The switching glitch is improved over earlier solutions using a new (patented) input stage switching approach. This technique uses current steering as the input switch while maintaining an overall closed-loop design. The OPA4872 exhibits an off isolation of 88dB in either Disable or Shutdown mode. With greater than 500MHz small-signal bandwidth at a gain of 2, the OPA4872 gives a typical 0.1dB gain flatness to greater than 120MHz.

    System power may be optimized using the chip enable feature for the OPA4872. Taking the chip enable (EN) line high powers down the OPA4872 to less than 3.4mA total supply current. Further power reduction to 1.1mA quiescent current can be achieved by bringing the shutdown (SD) line high. Muxing multiple OPA4872s outputs together, then using the chip enable to select which channels are active, increases the number of possible inputs.

    Download

    Technical documentation

    star = Top documentation for this product selected by TI
    No results found. Please clear your search and try again.
    View all 7
    Type Title Date
    * Data sheet 4:1 High Speed Multiplexer datasheet (Rev. C) 03 Mar 2011
    Technical article 3 common questions when designing with high-speed amplifiers 17 Jul 2020
    Technical article How to reduce distortion in high-voltage, high-frequency signal generation for AWGs 30 Oct 2018
    Technical article What are the advantages of using JFET-input amplifiers in high-speed applications? 19 Jun 2018
    Technical article Unique active mux capability combines buffer and switch into one solution 10 Oct 2017
    Analog design journal Analog Applications Journal 2Q 2015 28 Apr 2015
    Analog design journal Tips and tricks for high-speed, high-voltage measurement 28 Apr 2015

    Design & development

    For additional terms or required resources, click any title below to view the detail page where available.

    Evaluation board

    DEM-OPA-SO-1E — DEM-OPA-SO-1E

    In stock
    Limit: 1
    Simulation model

    OPA4872 PSpice Model (Rev. A)

    SBOM358A.ZIP (45 KB) - PSpice Model
    Simulation model

    OPA4872 TINA-TI Reference Design

    SBOM359.TSC (94 KB) - TINA-TI Reference Design
    Simulation model

    OPA4872 TINA-TI Spice Model

    SBOM360.TSM (19 KB) - TINA-TI Spice Model
    Simulation tool

    PSPICE-FOR-TI — PSpice® for TI design and simulation tool

    PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
    Simulation tool

    TINA-TI — SPICE-based analog simulation program

    TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
    Calculation tool

    ANALOG-ENGINEER-CALC — Analog engineer's calculator

    The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
    Calculation tool

    VOLT-DIVIDER-CALC — Voltage Divider Determines A Set of Resistors for a Voltage Divider

    VOLT-DIVIDER-CALC quickly determines a set of resistors for a voltage divider. This KnowledgeBase Javascript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. This calculator can also be used to design non-inverting attentuation circuits.

    (...)

    Not available
    Package Pins Download
    SOIC (D) 14 View options

    Ordering & quality

    Information included:
    • RoHS
    • REACH
    • Device marking
    • Lead finish/Ball material
    • MSL rating/Peak reflow
    • MTBF/FIT estimates
    • Material content
    • Qualification summary
    • Ongoing reliability monitoring

    Support & training

    TI E2E™ forums with technical support from TI engineers

    Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

    If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

    Videos