Quad 2-input Positive-NAND Gates
Product details
Parameters
Package | Pins | Size
Features
- Package Options Include:
- Plastic Small-Outline (D, NS, PS)
- Shrink Small-Outline (DB)
- Ceramic Flat (W)
- Ceramic Chip Carriers (FK)
- Standard Plastic (N)
- Ceramic (J)
- Also Available as Dual 2-Input Positive-NAND Gate in Small-Outline (PS) Package
- Inputs Are TTL Compliant; VIH = 2 V and
VIL = 0.8 V - Inputs Can Accept 3.3-V or 2.5-V Logic Inputs
- SN5400, SN54LS00, and SN54S00 are Characterized For Operation Over the Full Military Temperature Range of –55ºC to 125ºC
All trademarks are the property of their respective owners.
Description
The SNx4xx00 devices contain four independent,
2-input NAND gates. The devices perform the Boolean function Y = A .B or Y = A + B in positive logic.
Technical documentation
= Featured
| Type | Title | Date | |
|---|---|---|---|
| * | Datasheet | SNx400, SNx4LS00, and SNx4S00 Quadruple 2-Input Positive-NAND Gates datasheet (Rev. D) | May 19, 2017 |
| Technical articles | How to keep your motor running safely | Jun. 04, 2020 | |
| Selection guides | Logic Guide (Rev. AB) | Jun. 12, 2017 | |
| Application notes | Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) | Dec. 02, 2015 | |
| User guides | LOGIC Pocket Data Book (Rev. B) | Jan. 16, 2007 | |
| Application notes | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | Jul. 08, 2004 | |
| More literature | Logic Cross-Reference (Rev. A) | Oct. 07, 2003 | |
| Application notes | Designing With Logic (Rev. C) | Jun. 01, 1997 | |
| Application notes | Input and Output Characteristics of Digital Integrated Circuits | Oct. 01, 1996 | |
| Application notes | Live Insertion | Oct. 01, 1996 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
14-24-LOGIC-EVM
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
- Board design allows for versatility in evaluation
- Supports a wide-range of logic devices
Design tools & simulation
SDLM075.ZIP (7 KB) - PSpice Model
CAD/CAE symbols
| Package | Pins | Download |
|---|---|---|
| PDIP (N) | 14 | View options |
| SOIC (D) | 14 | View options |
Ordering & quality
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.