SN74AS808B

ACTIVE

Hex 2-Input AND Drivers

Top

Product details

Parameters

Technology Family AS VCC (Min) (V) 4.5 VCC (Max) (V) 5.5 Channels (#) 6 Inputs per channel 2 IOL (Max) (mA) 20 IOH (Max) (mA) -2 Input type Bipolar Output type Push-Pull Features Very High Speed (tpd 5-10ns) Data rate (Max) (Mbps) 125 Rating Catalog Operating temperature range (C) 0 to 70 open-in-new Find other AND gate

Package | Pins | Size

PDIP (N) 20 229 mm² 24.33 x 9.4 SOIC (DW) 20 132 mm² 12.8 x 10.3 open-in-new Find other AND gate

Features

  • High Capacitive-Drive Capability
  • Typical Delay Time of 3.2 ns (CL = 50 pF) and Typical Power Dissipation of Less Than 13 mW Per Gate
  • Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

 

open-in-new Find other AND gate

Description

These devices contain six independent 2-input AND drivers. They perform the Boolean functions Y = A \x95 B or in positive logic.

 

The SN54AS808B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS808B is characterized for operation from 0°C to 70°C.

 

 

open-in-new Find other AND gate
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 13
Type Title Date
* Datasheet Hex 2-Input And Drivers datasheet (Rev. C) Jan. 01, 1995
Technical articles How to keep your motor running safely Jun. 04, 2020
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
Application notes Designing With Logic (Rev. C) Jun. 01, 1997
Application notes Advanced Schottky Load Management Feb. 01, 1997
Application notes Input and Output Characteristics of Digital Integrated Circuits Oct. 01, 1996
Application notes Live Insertion Oct. 01, 1996
Application notes Advanced Schottky (ALS and AS) Logic Families Aug. 01, 1995

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODELS Download
SDAM032.ZIP (7 KB) - PSpice Model

CAD/CAE symbols

Package Pins Download
PDIP (N) 20 View options
SOIC (DW) 20 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos