SN74AVC16244

ACTIVE

16-Bit Buffer/Driver With 3-State Outputs

Top
16-Bit Buffer/Driver With 3-State Outputs

SN74AVC16244

ACTIVE

Product details

Parameters

Technology Family AVC VCC (Min) (V) 1.4 VCC (Max) (V) 3.6 Channels (#) 16 IOL (Max) (mA) 12 ICC (Max) (uA) 40 IOH (Max) (mA) -12 Input type Standard CMOS Output type 3-State Features Balanced outputs, Ultra high speed (tpd <5ns), Partial power down (Ioff), Over-voltage tolerant inputs Data rate (Mbps) 400 Rating Catalog open-in-new Find other Non-Inverting buffer/driver

Package | Pins | Size

TSSOP (DGG) 48 101 mm² 12.5 x 8.1 TVSOP (DGV) 48 62 mm² 9.7 x 6.4 open-in-new Find other Non-Inverting buffer/driver

Features

  • Member of the Texas Instruments Widebus™ Family
  • DOC™ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
  • Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V VCC
  • Dynamic Drive Capability Is Equivalent to Standard Outputs With IOH and IOL of ±24 mA at 2.5-V VCC
  • Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

DOC and Widebus are trademarks of Texas Instruments.

open-in-new Find other Non-Inverting buffer/driver

Description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical VOL vs IOL and VOH vs IOH curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V VCC, but is designed specifically for 1.65-V to 3.6-V VCC operation.

The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE\) inputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

open-in-new Find other Non-Inverting buffer/driver
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 16
Type Title Date
* Datasheet SN74AVC16244 datasheet (Rev. N) Jul. 21, 2004
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
Application notes Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) Apr. 30, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Simultaneous-Switching Performance of TI Logic Devices (Rev. B) Feb. 23, 2005
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
Application notes Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. A) Jul. 08, 2004
Application notes Selecting the Right Level Translation Solution (Rev. A) Jun. 22, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
More literature LCD Module Interface Application Clip May 09, 2003
User guides AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C) Aug. 20, 2002
More literature Standard Linear & Logic for PCs, Servers & Motherboards Jun. 13, 2002
Application notes 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) May 22, 2002
Application notes Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B) Jul. 07, 1999
Application notes AVC Logic Family Technology and Applications (Rev. A) Aug. 26, 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
Description

The ADC08060 evaluation module (EVM) is designed to evaluate the high-speed
CMOS-interface ADC08060. The ADC08060EVM provides simple and minimal external components to minimize system cost and power consumption.

Features
  • ADC08060 low-cost high-speed analog-to-digital converter (ADC)
  • TPS7A47 user-programmable, radio-frequency (RF), low-dropout (LDO) voltage regulator
  • CDCV304 high-performance low-skew clock buffer
  • LM8272 high-output current, unlimited capacitive load operational amplifier
  • SN74AVC16244 dynamic output (...)
EVALUATION BOARDS Download
document-generic User guide
Description

The ADC08100 evaluation module (EVM) is designed to evaluate the high-speed
CMOS-interface ADC08100. The ADC08100EVM provides simple and minimal external components to minimize system cost and power consumption.

Features
  • ADC08100 low-cost high-speed analog-to-digital converter (ADC)
  • TPS7A47 user-programmable, radio-frequency (RF), low-dropout (LDO) voltage regulator
  • CDCV304 high-performance low-skew clock buffer
  • LM8272 high-output current, unlimited capacitive load operational amplifier
  • SN74AVC16244 dynamic output (...)
EVALUATION BOARDS Download
document-generic User guide
Description

The ADC08200 evaluation module (EVM) is designed to evaluate the high-speed
CMOS-interface ADC08200. The ADC08200EVM provides simple and minimal external components to minimize system cost and power consumption.

Features
  • ADC08200 low-cost high-speed analog-to-digital converter (ADC)
  • TPS7A47 user-programmable, radio-frequency (RF), low-dropout (LDO) voltage regulator
  • CDCV304 high-performance low-skew clock buffer
  • LM8272 high-output current, unlimited capacitive load operational amplifier
  • SN74AVC16244 dynamic output (...)
EVALUATION BOARDS Download
Description

The ADS5231EVM is designed to provide ease of use in evaluating the performance of the dual 12-bit, 40 MSPS ADS5231 analog to digital converter which features CMOS outputs. The ADS5231EVM can be paired with the ADC digital capture card, the TSW1100, for quick evaluation of the device's performance.

Features
  • Easy testing of the ADS5231
  • Single-ended, transformer coupled inputs
  • THS4503 amplifier input path
  • Internal reference generation or external reference generation using the OPA2227
  • Fully buffered outputs utilizing the SN74AVC16244
  • Compatible with the TSW1100
EVALUATION BOARDS Download
document-generic User guide
Description

The ADS5232EVM is designed to provide ease of use in evaluating the performance of the dual 12-bit, 65 MSPS analog to digital converter which features a CMOS outputs. The ADS5232EVM can be paired with the ADC digital capture card, the TSW1100, for quick evaluation of the device's performance.

Features
  • Easy testing of the ADS5232
  • Single-ended, transformer coupled inputs
  • THS4503 amplifier input path
  • Internal reference generation or external reference generation using the OPA2227
  • Fully buffered outputs utilizing the SN74AVC16244
  • Compatible with the TSW1100

Design tools & simulation

SIMULATION MODELS Download
SCEJ265.ZIP (96 KB) - HSpice Model
SIMULATION MODELS Download
SCEM509.ZIP (62 KB) - IBIS Model
SIMULATION MODELS Download
SCEM594.ZIP (7 KB) - PSpice Model

CAD/CAE symbols

Package Pins Download
BGA MICROSTAR JUNIOR (ZQL) 56 View options
TSSOP (DGG) 48 View options
TVSOP (DGV) 48 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos