32-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation and 3-State Outputs
Product details
Parameters
Package | Pins | Size
Features
- Member of the Texas Instruments Widebus+™ Family
- Control Inputs VIH/VIL Levels Referenced to VCCA Voltage
- VCC Isolation Feature – If Either VCC Input is at GND, Both Ports are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over Full 1.2 V to 3.6 V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- 4.6 V Tolerant I/Os
- Max Data Rates
- 380 Mbps (1.8 V to 3.3 V Level-Shifting)
- 200 Mbps (< 1.8 V to 3.3 V Level-Shifting)
- 200 Mbps (Translate to 2.5 V or 1.8 V)
- 150 Mbps (Translate to 1.5 V)
- 100 Mbps (Translate to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 4000 V Human-Body Model (A114-A)
- 1000 V Charged-Device Model (C101)
All trademarks are the property of their respective owners.
Description
This 32-bit noninverting bus transceiver uses two separate, configurable power-supply rails. The SN74AVC32T245 device is optimized to operate with VCCA/VCCB set from 1.4 V to 3.6 V. It is operational with VCCA/VCCB as low as 1.2 V. The A port is designed to track VCCA. VCCA and accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB and accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V voltage nodes.
The SN74AVC32T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( OE) input can disable the outputs so the buses are effectively isolated.
The SN74AVC32T245 is designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 1 OE, 2 OE, 3 OE, and 4 OE) are supplied by VCCA.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The VCC isolation feature ensures that if either VCC input is at GND, then both ports are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Similar but not functionally equivalent to the compared device:
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Design tools & simulation
Reference designs
Design files
Design files
Design files
Design files
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
LFBGA (ZKE) | 96 | View options |
NFBGA (NMJ) | 96 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.