Product details

Technology Family F Supply voltage (Min) (V) 4.5 Supply voltage (Max) (V) 5.5 Number of channels (#) 1 Inputs per channel 8 IOL (Max) (mA) 20 IOH (Max) (mA) -1 Input type Bipolar Output type Push-Pull Features Very high speed (tpd 5-10ns) Data rate (Max) (Mbps) 70 Rating Catalog
Technology Family F Supply voltage (Min) (V) 4.5 Supply voltage (Max) (V) 5.5 Number of channels (#) 1 Inputs per channel 8 IOL (Max) (mA) 20 IOH (Max) (mA) -1 Input type Bipolar Output type Push-Pull Features Very high speed (tpd 5-10ns) Data rate (Max) (Mbps) 70 Rating Catalog
PDIP (N) 14 181 mm² 19.3 x 9.4 SOIC (D) 14 52 mm² 8.65 x 6 SOP (NS) 14 80 mm² 10.2 x 7.8
  • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
  • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

These devices contain a single 8-input NAND gate. They perform the Boolean functions
or
Y = A\ + B\ + C\ + D\ + E\ + F\ + G\ + H\ in positive logic.

The SN54F30 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F30 is characterized for operation from 0°C to 70°C.

 

 

These devices contain a single 8-input NAND gate. They perform the Boolean functions
or
Y = A\ + B\ + C\ + D\ + E\ + F\ + G\ + H\ in positive logic.

The SN54F30 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F30 is characterized for operation from 0°C to 70°C.

 

 

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet 8-Input Positive-NAND Gates datasheet (Rev. A) 01 Oct 1993
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
More literature Logic Cross-Reference (Rev. A) 07 Oct 2003
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) 01 Aug 1997
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Generic Logic EVM Supporting 14 through 24 Pin PW, DB, D, DW, NS, DYY, and DGV Packages

This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, DYY or DGV package in a 14 to 24 pin count.

User guide: PDF | HTML
Not available on TI.com
Package Pins Download
PDIP (N) 14 View options
SO (NS) 14 View options
SOIC (D) 14 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos