The GTL2010 provides ten NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (1 V to 5 V) to any voltage (1 V to 5 V).
When the Sn or Dn port is LOW, the clamp is in the ON state and a low-resistance connection exists between the Sn and Dn ports. Assuming the higher voltage is on the Dn port, when the Dn port is HIGH, the voltage on the Sn port is limited to the voltage set by the reference transistor (SREF). When the Sn port is HIGH, the Dn port is pulled to VCC by the pullup resistors.
All transistors in the GTL2010 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor (SREF/DREF) can be located on any of the other ten matched Sn/Dn transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.
|Part number||Order||Technology Family||Bits (#)||Voltage (Nom) (V)||IOH (Max) (mA)||IOL (Max) (mA)||F @ nom voltage (Max) (MHz)||ICC @ nom voltage (Max) (mA)||tpd @ nom Voltage (Max) (ns)||Schmitt trigger||Operating temperature range (C)||Package Group|
||GTL||10||5||64||64||100||3||0.25||No||-40 to 85||TSSOP | 24|
|SN74GTL2003||Samples not available||GTL||8||
|No||-40 to 85||
TSSOP | 20
VQFN | 20
|SN74GTL2007||Samples not available||GTL||12||3.3||-16||16||100||12||10||No||-40 to 85||TSSOP | 28|
||GTL||12||3.3||-16||16||95||12||10||No||-40 to 85||TSSOP | 28|