Top

Product details

Parameters

Technology Family HC VCC (Min) (V) 2 VCC (Max) (V) 6 Channels (#) 4 Inputs per channel 2 IOL (Max) (mA) 5.2 IOH (Max) (mA) -5.2 Input type Standard CMOS Output type Push-Pull Features High Speed (tpd 10-50ns) Data rate (Max) (Mbps) 28 Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other AND gate

Package | Pins | Size

PDIP (N) 14 181 mm² 19.3 x 9.4 SOIC (D) 14 52 mm² 8.65 x 6 SSOP (DB) 14 48 mm² 6.2 x 7.8 TSSOP (PW) 14 32 mm² 5 x 6.4 open-in-new Find other AND gate

Features

  • Wide Operating Voltage Range of 2 V to 6 V
  • Outputs Can Drive up to 10 LSTTL Loads
  • Low Power Consumption: Maximum ICC 20 µA
  • Typical tpd = 8 ns at 6 V
  • ±4-mA Output Drive at 5 V
  • Low Input Current of 1 µA (Maximum)
open-in-new Find other AND gate

Description

The SNx4HC08 devices contain four independent 2-input AND gates. They perform the Boolean function Y = A • B or Y = A + B in positive logic.

open-in-new Find other AND gate
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 15
Type Title Date
* Datasheet SNx4HC08 Quadruple 2-Input Positive-AND Gates datasheet (Rev. G) Jun. 10, 2016
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Implications of Slow or Floating CMOS Inputs (Rev. D) Jun. 23, 2016
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
Solution guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
User guides Signal Switch Data Book (Rev. A) Nov. 14, 2003
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
Application notes CMOS Power Consumption and CPD Calculation (Rev. B) Jun. 01, 1997
Application notes Designing With Logic (Rev. C) Jun. 01, 1997
Application notes Input and Output Characteristics of Digital Integrated Circuits Oct. 01, 1996
Application notes Live Insertion Oct. 01, 1996
Application notes SN54/74HCT CMOS Logic Family Applications and Restrictions May 01, 1996
Application notes Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc Apr. 01, 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
$10.00
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODELS Download
SCLM228.ZIP (7 KB) - PSpice Model

Reference designs

REFERENCE DESIGNS Download
Synchronous Buck for Intel Core i3, i5, i7 Arrandale SV (1.8V @ 1A)
PMP5783 — PMP5783 is a complete Intel IMVP6.5 Arrandale SV/Clarksfield SV Power Reference Design. Vin is 8-15V. Main CPU is powered by two phase TPS59621. TPS59611 powers graphics processor. DDR3 memory powered by TPS5126. Both 1.05V’s are each powered by TPS51218. Dual TPS51125A powers 5V and 3.3V (...)

CAD/CAE symbols

Package Pins Download
PDIP (N) 14 View options
SOIC (D) 14 View options
SSOP (DB) 14 View options
TSSOP (PW) 14 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Simplifying Solid State Relay Control for Thermostat Designs

Learn to use simple logic devices to implement solid state relays that are found in modern thermostat designs.

Posted: 11-Jan-2019
Duration: 04:27

Related videos