NEW

SN74HCS126-Q1

ACTIVE

Automotive Schmitt-trigger inputs quadruple bus buffer gates with 3-state outputs

Top
Automotive Schmitt-trigger inputs quadruple bus buffer gates with 3-state outputs

SN74HCS126-Q1

ACTIVE

Product details

Parameters

Technology Family HCS VCC (Min) (V) 2 VCC (Max) (V) 6 Channels (#) 4 IOL (Max) (mA) 7.8 ICC (Max) (uA) 2 IOH (Max) (mA) -7.8 Input type Schmitt-Trigger Output type 3-State Features Balanced outputs, High speed (tpd 10-50ns), Input clamp diode Data rate (Mbps) 70 Rating Automotive open-in-new Find other Non-Inverting buffer/driver

Package | Pins | Size

SOIC (D) 14 52 mm² 8.65 x 6 TSSOP (PW) 14 32 mm² 5 x 6.4 open-in-new Find other Non-Inverting buffer/driver

Features

  • AEC-Q100 Qualified for automotive applications:
    • Device temperature grade 1: –40°C to +125°C, TA
    • Device HBM ESD Classification Level 2
    • Device CDM ESD Classifcation Level C6
  • Wide operating voltage range: 2 V to 6 V
  • Schmitt-trigger inputs allow for slow or noisy input signals
  • Low power consumption
    • Typical ICC of 100 nA
    • Typical input leakage current of ±100 nA
  • ±7.8-mA output drive at 5 V

All trademarks are the property of their respective owners.

open-in-new Find other Non-Inverting buffer/driver

Description

This device contains four independent buffer with 3-state outputs and Schmitt-trigger inputs. Each gate performs the Boolean function Y = A in positive logic. The outputs can be put into a Hi-Z state by applying a Low on the OE pin

open-in-new Find other Non-Inverting buffer/driver
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 1
Type Title Date
* Datasheet SN74HCS126-Q1 Automotive Quadruple Buffer with 3-State Outputs and Schmitt-Trigger Inputs datasheet Jun. 24, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODELS Download
SCLM175.ZIP (250 KB) - IBIS Model

CAD/CAE symbols

Package Pins Download
SOIC (D) 14 View options
TSSOP (PW) 14 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos