10-Bit, 125-MSPS Digital-to-Analog Converter (DAC)


Product details


Resolution (Bits) 10 DAC channels 1 Interface Parallel CMOS Sample/update rate (MSPS) 125 Features Low Power Rating Catalog Interpolation 1x Power consumption (Typ) (mW) 175 SFDR (dB) 79 Architecture Current Source Operating temperature range (C) -40 to 85 Reference: type Ext, Int open-in-new Find other High-speed DACs (>10MSPS)

Package | Pins | Size

SOIC (DW) 28 184 mm² 17.9 x 10.3 TSSOP (PW) 28 62 mm² 9.7 x 6.4 open-in-new Find other High-speed DACs (>10MSPS)


  • Member of the Pin-Compatible CommsDAC™ Product Family
  • 125 MSPS Update Rate
  • 10-Bit Resolution
  • Superior Spurious Free Dynamic Range Performance (SFDR) to Nyquist at 40 MHz Output: 62 dBc
  • 1 ns Setup/Hold Time
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • 3 V and 5 V CMOS-Compatible Digital Interface
  • Straight Binary or Twos Complement Input
  • Power Dissipation: 175 mW at 5 V, Sleep Mode: 25 mW at 5 V
  • Package: 28-Pin SOIC and TSSOP

CommsDAC is a trademark of Texas Instruments Incorporated.

open-in-new Find other High-speed DACs (>10MSPS)


The THS5651A is a 10-bit resolution digital-to-analog converter (DAC) specifically optimized for digital data transmission in wired and wireless communication systems. The 10-bit DAC is a member of the CommsDAC series of high-speed, low-power CMOS digital-to-analog converters. The CommsDAC family consists of pin compatible 14-, 12-, 10-, and 8-bit DACs. All devices offer identical interface options, small outline package and pinout. The THS5651A offers superior ac and dc performance while supporting update rates up to 125 MSPS.

The THS5651A operates from an analog supply of 4.5 V to 5.5 V. Its inherent low power dissipation of 175 mW ensures that the device is well suited for portable and low-power applications. Lowering the full-scale current output reduces the power dissipation without significantly degrading performance. The device features a SLEEP mode, which reduces the standby power to approximately 25 mW, thereby optimizing the power consumption for system needs.

The THS5651A is manufactured in Texas Instruments advanced high-speed mixed-signal CMOS process. A current-source-array architecture combined with simultaneous switching shows excellent dynamic performance. On-chip edge-triggered input latches and a 1.2 V temperature compensated bandgap reference provide a complete monolithic DAC solution. The digital supply range of 3 V to 5.5 V supports 3 V and 5 V CMOS logic families. Minimum data input setup and hold times allow for easy interfacing with external logic. The THS5651A supports both a straight binary and twos complement input word format, enabling flexible interfacing with digital signal processors.

The THS5651A provides a nominal full-scale differential output current of 20 mA and > 300 k output impedance, supporting both single-ended and differential applications. The output current can be directly fed to the load (e.g., external resistor load or transformer), with no additional external output buffer required. An accurate on-chip reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA, with no significant degradation of performance. This reduces power consumption and provides 20 dB gain range control capabilities. Alternatively, an external reference voltage and control amplifier may be applied in applications using a multiplying DAC. The output voltage compliance range is 1.25 V.

The THS5651A is available in both a 28-pin SOIC and TSSOP package. The device is characterized for operation over the industrial temperature range of –40°C to 85°C.

open-in-new Find other High-speed DACs (>10MSPS)

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 8
Type Title Date
* Datasheet 10-Bit 125 MSPS CommsDAC datasheet (Rev. A) Sep. 25, 2002
Technical articles Digital signal processing in RF sampling DACs – part 2 Apr. 04, 2017
Technical articles Digital signal processing in RF sampling DACs - part 1 Feb. 13, 2017
Technical articles Why phase noise matters in RF sampling converters Nov. 28, 2016
Technical articles RF sampling: frequency planning yields a clean spectrum Nov. 18, 2015
Application notes Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) May 08, 2015
User guides THS56XEVM for the THS5641A/51A/61A/71A 8-, 10-, 12, and 14-bit CommsDAC DAC (Rev. C) Jan. 25, 2011
Application notes Noise Analysis for High Speed Op Amps (Rev. A) Jan. 17, 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide

The THS56x1 evaluation module (EVM) allows the user to easily evaluate the THS56x1A CommsDAC family. The THS56x1A family features 125 MSPS update rate and is specifically optimized for use in high-speed digital communication applications. The CommsDAC family consists of the pin-compatible 8-bit (...)

Design tools & simulation


CAD/CAE symbols

Package Pins Download
SOIC (DW) 28 View options
TSSOP (PW) 28 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos