Phase-shifted full-bridge controller with enhanced control logic, 0°C to 70°C
Product details
Parameters
Package | Pins | Size
Features
- Programmable-output turnon delay
- Adaptive delay set
- Bidirectional oscillator synchronization
- Voltage-mode, peak current-mode, or average current-mode control
- Programmable soft start, soft stop, and chip disable via a single pin
- 0% to 100% duty-cycle control
- 7-MHz error amplifier
- Operation to 1 MHz
- Typical 5-mA operating current at 500 kHz
- Very low 150-µA current during UVLO
All trademarks are the property of their respective owners.
Description
The UCC3895 is a phase-shift PWM controller that implements control of a full-bridge power stage by phase shifting the switching of one half-bridge with respect to the other. The device allows constant frequency pulse-width modulation in conjunction with resonant zero-voltage switching to provide high efficiency at high frequencies. The part is used either as a voltage-mode or current-mode controller.
While the UCC3895 maintains the functionality of the UC3875/6/7/8 family and UC3879, it improves on that controller family with additional features such as enhanced control logic, adaptive delay set, and shutdown capability. Because the device is built using the BCDMOS process, it operates with dramatically less supply current than it’s bipolar counterparts. The UCC3895 operates with a maximum clock frequency of 1 MHz.
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The UCC3895EVM-001 is an isolated 48V input phase shifted full bridge converter providing an output of 3.3V at 15A. Using the AB outputs of the UCC3895, a novel technique for direct control driven synchronous rectification is demonstrated.
Features
Uses the A and B outputs of the UCC3895 along with a UCC37324 dual 4A MOSFET driver to implement direct control of a synchronous rectifier current doubler in a phase shifted full bridge topology. This technique provides the proper gating and timing signals necessary to accurately synchronize output (...)
Design tools & simulation
Reference designs
Design files
-
download PMP9622 BOM.pdf (148KB) -
download PMP9622 Assembly Drawing.pdf (270KB) -
download PMP9622 Gerber.zip (598KB)
Design files
-
download PMP6720 BOM.pdf (28KB) -
download PMP6720 Gerber.zip (298KB) -
download PMP6720 PCB.pdf (82KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
PDIP (N) | 20 | View options |
SOIC (DW) | 20 | View options |
TSSOP (PW) | 20 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.