Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDCL1810

ACTIVE

1.8-V 1-to-10 high performance differential clock buffer

Order now
Data sheet

CDCL1810

ACTIVE
Data sheet Order now

Product details

Function Differential Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 650 Number of outputs 10 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 64 Features I2C interface Operating temperature range (°C) -40 to 85 Rating Catalog Output type CML Input type LVDS
Function Differential Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 650 Number of outputs 10 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 64 Features I2C interface Operating temperature range (°C) -40 to 85 Rating Catalog Output type CML Input type LVDS
VQFN (RGZ) 48 49 mm² 7 x 7
  • Single 1.8-V Supply
  • High-Performance Clock Distributor with
    10 Outputs
  • Low Input-to-Output Additive Jitter:
    as Low as 10fs RMS
  • Output Group Phase Adjustment
  • Low-Voltage Differential Signaling (LVDS)
    Input, 100-Ω Differential On-Chip
    Termination, up to 650 MHz Frequency
  • Differential Current Mode Logic (CML)
    Outputs, 50-Ω Single-Ended On-Chip
    Termination, up to 650 MHz Frequency
  • Two Groups of Five Outputs Each with
    Independent Frequency Division Ratios
  • Output Frequency Derived with Divide
    Ratios of 1, 2, 4, 5, 8, 10, 16, 20,
    32, 40, and 80
  • Meets ANSI TIA/EIA-644-A-2001 LVDS
    Standard Requirements
  • Power Consumption: 410 mW Typical
  • Output Enable Control for Each Output
    and Automatic Output Synchronization
  • SDA/SCL Device Management Interface
  • 48-pin VQFN (RGZ) Package
  • Industrial Temperature Range:
    –40°C to +85°C
  • Single 1.8-V Supply
  • High-Performance Clock Distributor with
    10 Outputs
  • Low Input-to-Output Additive Jitter:
    as Low as 10fs RMS
  • Output Group Phase Adjustment
  • Low-Voltage Differential Signaling (LVDS)
    Input, 100-Ω Differential On-Chip
    Termination, up to 650 MHz Frequency
  • Differential Current Mode Logic (CML)
    Outputs, 50-Ω Single-Ended On-Chip
    Termination, up to 650 MHz Frequency
  • Two Groups of Five Outputs Each with
    Independent Frequency Division Ratios
  • Output Frequency Derived with Divide
    Ratios of 1, 2, 4, 5, 8, 10, 16, 20,
    32, 40, and 80
  • Meets ANSI TIA/EIA-644-A-2001 LVDS
    Standard Requirements
  • Power Consumption: 410 mW Typical
  • Output Enable Control for Each Output
    and Automatic Output Synchronization
  • SDA/SCL Device Management Interface
  • 48-pin VQFN (RGZ) Package
  • Industrial Temperature Range:
    –40°C to +85°C

The CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency: FOUT = FIN/P, where: P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80.

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in Pin Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (η) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (η) is the same as the post-divide ratio. The phase adjustment step (ΔΦ) in time units is given as: ΔΦ = 1/(n × FOUT), where FOUT is the respective output frequency.

The device operates in a 1.8-V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810 is available in a 48-pin VQFN (RGZ) package.

The CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency: FOUT = FIN/P, where: P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80.

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in Pin Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (η) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (η) is the same as the post-divide ratio. The phase adjustment step (ΔΦ) in time units is given as: ΔΦ = 1/(n × FOUT), where FOUT is the respective output frequency.

The device operates in a 1.8-V supply environment and is characterized for operation from –40°C to +85°C. The CDCL1810 is available in a 48-pin VQFN (RGZ) package.
open-in-new Find other Clock buffers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CDCL1810 1.8-V, 10 Output, High-Performance Clock Distributor datasheet (Rev. D) PDF | HTML 10 Nov 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

CDCL1810 IBIS Model

SLLC321.ZIP (23 KB) - IBIS Model
Download
Simulation model

CDCL1810A IBIS Software

SNAC065.ZIP (23 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins Download
VQFN (RGZ) 48 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos