ADS41B25

AKTIV

Analog-Digital-Wandler (Analog-to-Digital Converter, ADC), 12 Bit, 125 MSPS

Produktdetails

Sample rate (max) (Msps) 125 Resolution (Bits) 12 Number of input channels 1 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 800 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 310 Architecture Pipeline SNR (dB) 68.8 ENOB (Bits) 11.1 SFDR (dB) 89 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 125 Resolution (Bits) 12 Number of input channels 1 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 800 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 310 Architecture Pipeline SNR (dB) 68.8 ENOB (Bits) 11.1 SFDR (dB) 89 Operating temperature range (°C) -40 to 85 Input buffer Yes
VQFN (RGZ) 48 49 mm² (7 mm × 7 mm)
  • Resolution: 12-Bit, 125MSPS
  • Integrated High-Impedance
    Analog Input Buffer:
    • Input Capacitance at dc: 3.5pF
    • Input Resistance at dc: 10kΩ
  • Maximum Sample Rate: 125MSPS
  • Ultralow Power:
    • 1.8V Analog Power: 114mW
    • 3.3V Buffer Power: 96mW
    • I/O Power: 100mW (DDR LVDS)
  • High Dynamic Performance:
    • SNR: 68.3dBFS at 170MHz
    • SFDR: 87dBc at 170MHz
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω Termination
      • 2x Strength: 50Ω Termination
    • 1.8V Parallel CMOS Interface Also Supported
  • Programmable Gain for SNR/SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-48 (7mm × 7mm)

PowerPAD is a trademark of Texas Instruments, Incorporated.
All other trademarks are the property of their respective owners.

  • Resolution: 12-Bit, 125MSPS
  • Integrated High-Impedance
    Analog Input Buffer:
    • Input Capacitance at dc: 3.5pF
    • Input Resistance at dc: 10kΩ
  • Maximum Sample Rate: 125MSPS
  • Ultralow Power:
    • 1.8V Analog Power: 114mW
    • 3.3V Buffer Power: 96mW
    • I/O Power: 100mW (DDR LVDS)
  • High Dynamic Performance:
    • SNR: 68.3dBFS at 170MHz
    • SFDR: 87dBc at 170MHz
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω Termination
      • 2x Strength: 50Ω Termination
    • 1.8V Parallel CMOS Interface Also Supported
  • Programmable Gain for SNR/SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-48 (7mm × 7mm)

PowerPAD is a trademark of Texas Instruments, Incorporated.
All other trademarks are the property of their respective owners.

The ADS41B25 is a member of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. This device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with the benefits of constant performance and input impedance across a wide frequency range. The device is well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.

The ADS41B25 has features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.

The device supports both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The device has a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.

The device is available in a compact QFN-48 package and is specified over the industrial temperature range (–40°C to +85°C).

The ADS41B25 is a member of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. This device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with the benefits of constant performance and input impedance across a wide frequency range. The device is well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.

The ADS41B25 has features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.

The device supports both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The device has a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.

The device is available in a compact QFN-48 package and is specified over the industrial temperature range (–40°C to +85°C).

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 10
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt 12-Bit, 125MSPS Ultra-Low Power ADC with Analog Buffer datasheet 22.06.2011
* Benutzerhandbuch Interfacing Altera FPGAs to ADS4249 and DAC3482 (TIDA-00069 Reference Guide) 10.07.2012
Anwendungshinweis Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22.05.2015
Anwendungshinweis Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19.07.2013
Anwendungshinweis Band-Pass Filter Design Techniques for High-Speed ADCs 27.02.2012
Anwendungshinweis High-Speed, Analog-to-Digital Converter Basics 11.01.2012
Anwendungshinweis CDCE62005 as Clock Solution for High-Speed ADCs 04.09.2008
Anwendungshinweis CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08.06.2008
Anwendungshinweis Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02.06.2008
Anwendungshinweis QFN Layout Guidelines 28.07.2006

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

ADS41B25EVM — ADS41B25 12 Bit, 125 MSPS, Analog-zu-Digital-Wandler-Evaluierungsmodul

The ADS41B25EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B25 device, an extremely low power 12-bit 125 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

Benutzerhandbuch: PDF | HTML
Unterstützte Produkte und Hardware
Vorrätig
Limit:
??asset.out-of-stock-ti_de_DE??
Nicht verfügbar
Evaluierungsplatine

TSW3085EVM — Evaluierungsplatine und Referenzdesign für Breitband-Übertragungssignalkette

The TSW3085 Evalutaion Module is a circuit board that allows system designers to evaluate the combined performance of Texas Instruments' transmit signal chain with the LMK04806B (formally National Semiconductor) low noise clock generator/jitter cleaner. For ease of use as a complete RF transmit (...)

Benutzerhandbuch: PDF
Unterstützte Produkte und Hardware
Vorrätig
Limit:
??asset.out-of-stock-ti_de_DE??
Nicht verfügbar
GUI für Evaluierungsmodul (EVM)

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI-Installationsprogramm, v5.31

Diese Pro-GUI für Hochgeschwindigkeits-Datenwandler ist ein PC-Programm (Windows® XP/7/10-kompatibel), das entwickelt wurde, um die Evaluierung der meisten Hochgeschwindigkeits-Datenwandler von TI [Analog-Digital-Wandler (ADC) und Digital-Analog-Wandler (DAC)] sowie analoge Frontend-Plattformen (...)

Unterstützte Produkte und Hardware
GUI für Evaluierungsmodul (EVM)

SLAC384 — ADS41xx SPI GUI rev1.6

Unterstützte Produkte und Hardware
Support-Software

SBAC120 — TIGAR Support Files

Unterstützte Produkte und Hardware
Simulationsmodell

ADS414x, ADS412x, ADS58B1x, IBIS MODEL

SBAM091A.ZIP (318 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Berechnungstool

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

Der Rechner für Analogtechniker beschleunigt viele der sich wiederholenden Berechnungen, die Entwickler von analogen Schaltungsdesigns regelmäßig durchführen müssen. Dieses PC-basierte Tool bietet eine grafische Schnittstelle mit einer Liste verschiedener gebräuchlicher Berechnungen. Das Spektrum (...)

Unterstützte Produkte und Hardware
Designtool

SBAC119 — TIGAR (Texas Instruments Graphical Evaluation of ADC Response Tool)

Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
VQFN (RGZ) 48 Ultra Librarian

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos