DAC38RF86

AKTIV

Zweikanaliger Digital-Analog-Wandler (DAC), 14 Bit, 9 GSPS, 6–24x interpolierend, GSM-PLL mit 9 GHz

Jetzt bestellen

Datenblatt

document-pdfAcrobat DAC38RFxx Dual-Channel, Single-Ended, 14-Bit, 6- and 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip GSM PLL datasheet (Rev. B) (Englisch) PDF | HTML

DAC38RF86

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Resolution (Bits)

14

Number of DAC channels

2

Interface type

JESD204B

Sample/update rate (Msps)

9000

Features

Ultra High Speed

Rating

Catalog

Interpolation

10x, 12x, 16x, 18x, 20x, 24x, 6x, 8x

Power consumption (typ) (mW)

3800

SFDR (dB)

92

Architecture

Current Source

Operating temperature range (°C)

-40 to 85

Reference type

Ext, Int

Resolution (Bits)

14

Number of DAC channels

2

Interface type

JESD204B

Sample/update rate (Msps)

9000

Features

Ultra High Speed

Rating

Catalog

Interpolation

10x, 12x, 16x, 18x, 20x, 24x, 6x, 8x

Power consumption (typ) (mW)

3800

SFDR (dB)

92

Architecture

Current Source

Operating temperature range (°C)

-40 to 85

Reference type

Ext, Int

FCCSP (AAV)

144

100 mm² (10 mm × 10 mm)

14-Bit Resolution
Maximum DAC Sample Rate:
- 9.0 GSPS (DAC38RF86, DAC38RF96)
- 6.2 GSPS (DAC38RF87, DAC38RF97)
Key Specifications:
- RF Full-Scale Output Power at 2.1 GHz:0 dBm
- Spectral Performance, DAC38RF87/97
  - f_DAC = 5898.24 MSPS, f_OUT = 2.14 GHz
    - WCDMA ACLR: 73 dBc
    - WCDMA alt-ACLR: 77 dBc
- Spectral Performance, DAC38RF86/96
  - f_DAC = 8847.36 MSPS, f_OUT = 3.7 GHz
    - 20 MHz LTE ACLR: 66 dBc
  - f_DAC = 9 GSPS, f_OUT = 1.8 GHz, –6 dBFS
    - IMD3 = 70 dBc (10-MHz tone spacing)
Dual-Band Digital Up-converter per DAC
- 6, 8, 10, 12, 16, 18, 20 or 24x Interpolation
- 4 Independent NCOs With 48-Bit Resolution
JESD204B Interface, Subclass 1
- Support for Multichip Synchronization
- Maximum Lane Rate: 12.5 Gbps
Single-Ended Output With Integrated Balun Covering 700 MHz to 3800 MHz
Internal PLL and VCO
- DAC38RF86/96: f_C(VCO) = 8.85 GHz
- DAC38RF87/97: f_C(VCO) = 5.90 GHz
Power Dissipation: 1.4 to 2.2 W/ch
Power Supplies: –1.8 V, 1 V, 1.8 V
Package: 10 x 10 mm BGA, 0.8 mm Pitch, 144-Balls

14-Bit Resolution
Maximum DAC Sample Rate:
- 9.0 GSPS (DAC38RF86, DAC38RF96)
- 6.2 GSPS (DAC38RF87, DAC38RF97)
Key Specifications:
- RF Full-Scale Output Power at 2.1 GHz:0 dBm
- Spectral Performance, DAC38RF87/97
  - f_DAC = 5898.24 MSPS, f_OUT = 2.14 GHz
    - WCDMA ACLR: 73 dBc
    - WCDMA alt-ACLR: 77 dBc
- Spectral Performance, DAC38RF86/96
  - f_DAC = 8847.36 MSPS, f_OUT = 3.7 GHz
    - 20 MHz LTE ACLR: 66 dBc
  - f_DAC = 9 GSPS, f_OUT = 1.8 GHz, –6 dBFS
    - IMD3 = 70 dBc (10-MHz tone spacing)
Dual-Band Digital Up-converter per DAC
- 6, 8, 10, 12, 16, 18, 20 or 24x Interpolation
- 4 Independent NCOs With 48-Bit Resolution
JESD204B Interface, Subclass 1
- Support for Multichip Synchronization
- Maximum Lane Rate: 12.5 Gbps
Single-Ended Output With Integrated Balun Covering 700 MHz to 3800 MHz
Internal PLL and VCO
- DAC38RF86/96: f_C(VCO) = 8.85 GHz
- DAC38RF87/97: f_C(VCO) = 5.90 GHz
Power Dissipation: 1.4 to 2.2 W/ch
Power Supplies: –1.8 V, 1 V, 1.8 V
Package: 10 x 10 mm BGA, 0.8 mm Pitch, 144-Balls

The DAC38RF86/96 is a family of high-performance, dual-channel, 14-bit, 9-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 4.5 GHz. The DAC38RF87/97 is also a family of high-performance, dual-channel, 14-bit, 6-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 3 GHz. A high dynamic range allows the DAC38RFxx family to generate signals for a wide range of applications including 3G/4G signals for wireless base-stations and radar.

The devices feature a low-power JESD204B Interface with up to 8 lanes with a maximum bit rate of 12.5 Gbps allowing an input data rate of 1.25 GSPS complex per channel. The DAC38RFxx provides two digital up-converters per channel, with multiple options for interpolation rates. A digital quadrature modulator with independent, frequency flexible NCOs are available to support multi-band operation. A GSM compliant low phase noise PLL/VCO is integrated to simplify the DAC sampling clock generation by allowing the use of a lower frequency reference clock

The DAC38RF86/96 is a family of high-performance, dual-channel, 14-bit, 9-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 4.5 GHz. The DAC38RF87/97 is also a family of high-performance, dual-channel, 14-bit, 6-GSPS, RF-sampling digital-to-analog converters (DACs) that are capable of synthesizing wideband signals from 0 to 3 GHz. A high dynamic range allows the DAC38RFxx family to generate signals for a wide range of applications including 3G/4G signals for wireless base-stations and radar.

The devices feature a low-power JESD204B Interface with up to 8 lanes with a maximum bit rate of 12.5 Gbps allowing an input data rate of 1.25 GSPS complex per channel. The DAC38RFxx provides two digital up-converters per channel, with multiple options for interpolation rates. A digital quadrature modulator with independent, frequency flexible NCOs are available to support multi-band operation. A GSM compliant low phase noise PLL/VCO is integrated to simplify the DAC sampling clock generation by allowing the use of a lower frequency reference clock

filter

Andere Highspeed-DACs (> 10 MSPSS) suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 6

Top-Dokumentation	Typ	Titel	Format-Optionen	Datum
*	Datenblatt	DAC38RFxx Dual-Channel, Single-Ended, 14-Bit, 6- and 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip GSM PLL datasheet (Rev. B)	PDF \| HTML	31.07.2017
	Anwendungshinweis	Impact of Power-Supply Noise on Phase Noise Performance of RF DACs		13.06.2018
	Anwendungshinweis	Eye Scan Testing with the DAC38RFxx		10.08.2017
	Anwendungshinweis	Quick-Start Methods in Simulating the DAC38RF8x Input/Output Buffer Information		02.08.2017
	Anwendungshinweis	DAC38RF8x Test Modes		25.07.2017
	Designleitfaden	Efficient Power Supply Scheme for RF-Sampling DAC Reference Design		22.08.2016

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Firmware