Gehäuseinformationen
| Gehäuse | Pins NFBGA (ZVB) | 176 |
| Betriebstemperaturbereich (°C) 0 to 70 |
| Gehäusemenge | Träger 260 | BULK |
Merkmale von DLPC3421
- Display controller for DLP160CP DMD
- Two supported modes:
- nHD mode configuration
- Display 640×360 pixels on-screen
- Input frame rates up to 360Hz
- Supports input resolutions up to WVGA
- HD mode configuration
- Display 1280×720 pixels on-screen
- Input frame rates up to 60Hz
- Supports input resolutions up to HD
- nHD mode configuration
- Pixel data processing:
- Content adaptive illumination control (CAIC)
- Local area brightness boost (LABB)
- 1D Keystone correction
- Color coordinate adjustment
- Active power management processing
- Programmable degamma
- Color space conversion
- 4:2:2 to 4:4:4 chroma interpolation
- 24-bit, input pixel interface support:
- Parallel interface protocols
- Pixel clock up to 155MHz
- Multiple input pixel data format options
- FPD-Link through FPGA in HD Mode
-
MIPI DSI (display serial interface)
type 3:
- 1–4 lanes, up to 470Mbps lane speed
- External flash support
- Auto DMD parking at power down
- Embedded frame memory (eDRAM)
- System features:
- I2C device control
- Programmable splash screens
- Programmable LED current control
- Display image rotation
- Pair with DLPA2000, DLPA2005, and DLPA3000 PMIC (power management integrated circuit) and LED driver
Beschreibung von DLPC3421
The DLPC3421 digital controller, part of the DLP160CP chipset, enables operation of the DLP160CP digital micromirror device (DMD). The DLPC3421 controller provides a convenient, multifunctional interface between user electronics and the DMD, enabling small form factor and low power display applications.