PLLATINUMSIM-SW — PLLatinum Sim Tool
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50-Ω transmission lines.
When the control enable is high (EN = 1), the 10 differential outputs are programmable in
that each output can be individually enabled or disabled
(3-stated) according to the first 10 bits loaded into the shift register. Once the shift
register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN =
0, the outputs are not programmable and all outputs are enabled.
The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems.
The CDCLVD110A is characterized for operation from –40°C to 85°C.
| Tipo | Título | Fecha | ||
|---|---|---|---|---|
| * | Data sheet | CDCLVD110A Programmable Low-Voltage 1:10 LVDS Clock Driver datasheet (Rev. D) | PDF | HTML | 12 dic 2016 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| LQFP (VF) | 32 | Ultra Librarian |
| VQFN (RHB) | 32 | Ultra Librarian |
Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI.
PLLatinum Sim User's Guide
PLLatinum Sim software manifest
PLLatinum Sim 1.6.9 includes the ability to manually specify points on a phase noise curve (for VCOs or other devices that do not fit the standard three-point model), and as a result the phase noise estimation for many devices which use a BAW VCO is greatly improved. Also includes a bugfix for cascading noise inputs.