Inicio Relojes y sincronización Generadores de señal de reloj
Inicio
Relojes y sincronización
Generadores de señal de reloj

CDCS503-Q1

ACTIVO

Búfer de reloj/multiplicador de reloj para automoción a con SSC opcional

Haga su pedido ahora
Hoja de datos

CDCS503-Q1

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Number of outputs 1 Output type LVCMOS Output frequency (max) (MHz) 108 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS Operating temperature range (°C) -40 to 105 Features Pin programmable, Spread-spectrum clocking (SSC) Rating Automotive
Number of outputs 1 Output type LVCMOS Output frequency (max) (MHz) 108 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS Operating temperature range (°C) -40 to 105 Features Pin programmable, Spread-spectrum clocking (SSC) Rating Automotive
TSSOP (PW) 8 19.2 mm² (3 mm × 6.4 mm)
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2
    • –40°C to 105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C3B
  • Part of a Family of Easy to Use Clock Generator
    Devices With Optional Spread Spectrum Clocking (SSC)
  • Clock Multiplier With Selectable Output Frequency and Selectable SSC
  • SSC Controllable Through Two External Pins
    • ±0%, ±0.5%, ±1%, ±2% Center Spread
  • Frequency Multiplication Selectable Between x1 or x4 With One External Control Pin
  • Output Disable Through Control Pin
  • Single 3.3 V Device Power Supply
  • Wide Temperature Range –40°C to 105°C
  • Low Space Consumption 8-Pin TSSOP Package
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2
    • –40°C to 105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H2
    • Device CDM ESD Classification Level C3B
  • Part of a Family of Easy to Use Clock Generator
    Devices With Optional Spread Spectrum Clocking (SSC)
  • Clock Multiplier With Selectable Output Frequency and Selectable SSC
  • SSC Controllable Through Two External Pins
    • ±0%, ±0.5%, ±1%, ±2% Center Spread
  • Frequency Multiplication Selectable Between x1 or x4 With One External Control Pin
  • Output Disable Through Control Pin
  • Single 3.3 V Device Power Supply
  • Wide Temperature Range –40°C to 105°C
  • Low Space Consumption 8-Pin TSSOP Package

The CDCS503-Q1 device is a spread spectrum capable, LVCMOS input clock buffer with selectable frequency multiplication.

It shares major functionality with the CDCS502 but uses a LVCMOS input stage instead of the crystal input stage of the CDCS502, and the CDCS503-Q1 has an output enable pin.

The device accepts a 3.3-V LVCMOS signal at the input.

The input signal is processed by a phased-locked loop (PLL), whose output frequency is either equal to the input frequency or multiplied by the factor of four.

The PLL is also able to spread the clock signal by ±0%, ±0.5%, ±1% or ±2% centered around the output clock frequency with a triangular modulation.

By this, the device can generate output frequencies between 8 MHz and 108 MHz with or without SSC.

A separate control pin can be used to enable or disable the output. The CDCS503-Q1 device operates in a 3.3-V environment.

It is characterized for operation from –40°C to 105°C, and available in an 8-pin TSSOP package.

The CDCS503-Q1 device is a spread spectrum capable, LVCMOS input clock buffer with selectable frequency multiplication.

It shares major functionality with the CDCS502 but uses a LVCMOS input stage instead of the crystal input stage of the CDCS502, and the CDCS503-Q1 has an output enable pin.

The device accepts a 3.3-V LVCMOS signal at the input.

The input signal is processed by a phased-locked loop (PLL), whose output frequency is either equal to the input frequency or multiplied by the factor of four.

The PLL is also able to spread the clock signal by ±0%, ±0.5%, ±1% or ±2% centered around the output clock frequency with a triangular modulation.

By this, the device can generate output frequencies between 8 MHz and 108 MHz with or without SSC.

A separate control pin can be used to enable or disable the output. The CDCS503-Q1 device operates in a 3.3-V environment.

It is characterized for operation from –40°C to 105°C, and available in an 8-pin TSSOP package.
filter Buscar otro/a Generadores de señal de reloj
Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 2
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos Clock Buffer/Clock Multiplier With Optional SSC datasheet (Rev. B) 21/07/2012
Nota sobre la aplicación Spread Spectrum Clocking Using the CDCS502/503 19/08/2009

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TSSOP (PW) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos