LMK3H2108

ACTIVO

Generador de reloj, multiplexor y búfer con 8 salidas, PCIe Gen 1 a Gen 7, con tecnología BAW y sin

Detalles del producto

Number of outputs 8 Output type LP-HCSL, LVCMOS, LVDS Output frequency (max) (MHz) 400 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 105 Features I2C, One-Time Programmable (OTP) memory, PCIe Gen 1 - 7 compliant, Pin programmable, Serial interface Rating Catalog
Number of outputs 8 Output type LP-HCSL, LVCMOS, LVDS Output frequency (max) (MHz) 400 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 105 Features I2C, One-Time Programmable (OTP) memory, PCIe Gen 1 - 7 compliant, Pin programmable, Serial interface Rating Catalog
VQFN (RKP) 40 25 mm² (5 mm × 5 mm)
  • Integrated BAW resonator
    • No need for external XTAL/XO
  • Flexible output frequency
    • 2 fraction output dividers (FOD), individual channel dividers
    • Up to 400MHz output frequency
  • Flexible output format
    • 1.2/1.8/2.5/3.3V LVCMOS
    • DC- or AC-coupled LVDS
    • LP-HCSL with programmable swing. LVPECL, CML and other formats can be derived from LP-HCSL
  • Very low jitter
    • 61fs max PCIe Gen 5 CC with SSC jitter
    • 36.4fs max PCIe Gen 6 CC with SSC jitter
    • 25.5fs max PCIe Gen 7 CC with SSC jitter
  • PCIe Gen 1 to Gen 7 compliant
  • Configurable SSC
    • Programmable -0.05% to -3% down spread and ±0.025% to ±1.5% center spread, or preset -0.1%, -0.25%, -0.3% and -0.5% down spread
  • 3 inputs (LMK3H2108) or 1 input (LMK3H2104) that can be bypassed to any output
  • 5ms max startup time
  • Fail-safe input pins can be pulled high when device power is off
  • Flexible power supply
    • Each VDD pin can be independently connected to = 1.8, 2.5 or 3.3V
    • Each VDDO pin can be independently connected set to 1.8, 2.5 or 3.3V
  • -40 to 105°C ambient temperature
  • Integrated BAW resonator
    • No need for external XTAL/XO
  • Flexible output frequency
    • 2 fraction output dividers (FOD), individual channel dividers
    • Up to 400MHz output frequency
  • Flexible output format
    • 1.2/1.8/2.5/3.3V LVCMOS
    • DC- or AC-coupled LVDS
    • LP-HCSL with programmable swing. LVPECL, CML and other formats can be derived from LP-HCSL
  • Very low jitter
    • 61fs max PCIe Gen 5 CC with SSC jitter
    • 36.4fs max PCIe Gen 6 CC with SSC jitter
    • 25.5fs max PCIe Gen 7 CC with SSC jitter
  • PCIe Gen 1 to Gen 7 compliant
  • Configurable SSC
    • Programmable -0.05% to -3% down spread and ±0.025% to ±1.5% center spread, or preset -0.1%, -0.25%, -0.3% and -0.5% down spread
  • 3 inputs (LMK3H2108) or 1 input (LMK3H2104) that can be bypassed to any output
  • 5ms max startup time
  • Fail-safe input pins can be pulled high when device power is off
  • Flexible power supply
    • Each VDD pin can be independently connected to = 1.8, 2.5 or 3.3V
    • Each VDDO pin can be independently connected set to 1.8, 2.5 or 3.3V
  • -40 to 105°C ambient temperature

LMK3H2104 and LMK3H2108 are BAW-based clock generators that do not require any external XTAL or XO. The devices can be used as PCIe clock generators or general purpose clock generators. The 2 FODs (Fractional Output Divider) provide frequency flexibility, low power and low jitter at the same time.

LMK3H2104 has up to 4 differential outputs plus 2 LVCMOS outputs or up to 10 LVCMOS outputs. LMK3H2108 has up to 8 differential outputs or 16 LVCMOS outputs.

LMK3H2104 has one clock input and LMK3H2108 has three clock inputs. The clock inputs provide clock multiplexing and buffering ability. Each output bank can independently select any clock source.

The GPI and GPIO pins provide additional control flexibility. These pins can be configured as individual OE, grouped OE, I2C address selection, OTP page selection, PWRGD/PWRDN#, status output and other functions.

The device supports one-time programmable (OTP) non-volatile memory which can be customized and factory preprogrammed.

LMK3H2104 and LMK3H2108 are BAW-based clock generators that do not require any external XTAL or XO. The devices can be used as PCIe clock generators or general purpose clock generators. The 2 FODs (Fractional Output Divider) provide frequency flexibility, low power and low jitter at the same time.

LMK3H2104 has up to 4 differential outputs plus 2 LVCMOS outputs or up to 10 LVCMOS outputs. LMK3H2108 has up to 8 differential outputs or 16 LVCMOS outputs.

LMK3H2104 has one clock input and LMK3H2108 has three clock inputs. The clock inputs provide clock multiplexing and buffering ability. Each output bank can independently select any clock source.

The GPI and GPIO pins provide additional control flexibility. These pins can be configured as individual OE, grouped OE, I2C address selection, OTP page selection, PWRGD/PWRDN#, status output and other functions.

The device supports one-time programmable (OTP) non-volatile memory which can be customized and factory preprogrammed.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 35
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos LMK3H2104 and LMK3H2108 4- or 8-Output PCIe Gen 1-6 Compliant Low jitter General Purpose BAW Clock Generator datasheet (Rev. A) PDF | HTML 30/10/2025
* Guía del usuario LMK3H2108A11 Register Map PDF | HTML 8/12/2025
* Guía del usuario LMK3H2108A18 Register Map PDF | HTML 5/12/2025
* Guía del usuario LMK3H2108A15 Register Map PDF | HTML 24/11/2025
* Guía del usuario LMK3H2108A16 Register Map PDF | HTML 24/11/2025
* Guía del usuario LMK3H2108A17 Register Map PDF | HTML 24/11/2025
* Guía del usuario LMK3H2108A0F Register Map PDF | HTML 24/11/2025
* Guía del usuario LMK3H2108A14 Register Map PDF | HTML 24/11/2025
* Guía del usuario LMK3H2108A06 Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A0E Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A04 Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A05 Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A07 Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A0D Register Map PDF | HTML 17/11/2025
* Guía del usuario LMK3H2108A03 Register Map PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A19 Register Map (Rev. A) PDF | HTML 29/07/2026
Guía del usuario LMK3H2108A19 Configuration Guide (Rev. A) PDF | HTML 29/07/2026
Guía del usuario LMK3H2108A18 Configuration Guide PDF | HTML 8/12/2025
Guía del usuario LMK3H2108A16 Configuration Guide PDF | HTML 8/12/2025
Guía del usuario LMK3H2108 Configuration Summary PDF | HTML 8/12/2025
Guía del usuario LMK3H2108A11 Configuration Guide PDF | HTML 8/12/2025
Guía del usuario LMK3H2108A17 Configuration Guide PDF | HTML 24/11/2025
Guía del usuario LMK3H2108A14 Configuration Guide PDF | HTML 24/11/2025
Guía del usuario LMK3H2108A15 Configuration Guide PDF | HTML 24/11/2025
Guía del usuario LMK3H2108A01 Register Map PDF | HTML 20/11/2025
Guía del usuario LMK3H2108A0F Configuration Guide PDF | HTML 20/11/2025
Guía del usuario LMK3H2108A01 Configuration Guide PDF | HTML 18/11/2025
Guía del usuario LMK3H2108A04 Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A0D Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A05 Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A0E Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A03 Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A06 Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108A07 Configuration Guide PDF | HTML 17/11/2025
Guía del usuario LMK3H2108 Register Map PDF | HTML 21/08/2025

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

LMK3H210X IBIS Model

SNAM304.ZIP (291 KB) - Modelo IBIS
Productos y hardware compatibles
Herramienta de diseño

PLLATINUMSIM-SW — Filtro de bucle PLL, ruido de fase, tiempo de bloqueo y herramienta de simulación de impulsos

PLLATINUMSIM-SW es una herramienta de simulación que permite a los usuarios crear diseños detallados y simulaciones de nuestros circuitos integrados PLLatinum™, que incluyen la serie LMX de bucles de bloqueo de fase (PLL) y sintetizadores.

Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFN (RKP) 40 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos