Detalles del producto

DSP (max) (MHz) 40 Rating Military Operating temperature range (°C) -55 to 125
DSP (max) (MHz) 40 Rating Military Operating temperature range (°C) -55 to 125
QFP (PQ) 132 768.347775 mm² 27.945 x 27.495
  • Processed to MIL-PRF-38535 (QML)
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 105°C
  • SMD Approval
  • High-Performance Floating-Point Digital Signal Processor (DSP):
    • SMJ320C31-60 (5 V)
      33-ns Instruction Cycle Time 330 Million Operations Per Second (MOPS), 60 Million Floating-Point Operations Per Second (MFLOPS), 30 Million Instructions Per Second (MIPS)
    • SMJ320C31-50 (5 V)
      40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS
    • SMJ320C31-40 (5 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
    • SMJ320LC31-40 (3.3 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
    • SMQ320LC31-40 (3.3 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
  • 32-Bit High-Performance CPU
  • 16-/ 32-Bit Integer and 32-/ 40-Bit Floating-Point Operations
  • 32-Bit Instruction and Data Words, 24-Bit Addresses
  • Two 1K Word × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
  • Boot-Program Loader
  • 64-Word × 32-Bit Instruction Cache
  • Eight Extended-Precision Registers
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port Supporting 8-/ 16-/ 24-/ 32-Bit Transfers
    • Two 32-Bit Timers
    • One-Channel Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
  • Fabricated Using Enhanced PerformanceImplanted CMOS (EPIC™) Technology by Texas Instruments (TI)
  • Two- and Three-Operand Instructions
  • 40 / 32-Bit Floating-Point / Integer Multiplier and Arithmetic Logic Unit (ALU)
  • Parallel ALU and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • Bus-Control Registers Configure Strobe-Control Wait-State Generation
  • Validated Ada Compiler
  • Integer, Floating-Point, and Logical Operations
  • 32-Bit Barrel Shifter
  • One 32-Bit Data Bus (24-Bit Address)
  • Packaging
    • 132-Lead Ceramic Quad Flatpack With Nonconductive Tie-Bar (HFG Suffix)
    • 141-Pin Ceramic Staggered Pin Grid- Array Package (GFA Suffix)
    • 132-Lead TAB Frame
    • 132-Lead Plastic Quad Flatpack (PQ Suffix)

EPIC is a trademark of Texas Instruments Incorporated.

  • Processed to MIL-PRF-38535 (QML)
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 105°C
  • SMD Approval
  • High-Performance Floating-Point Digital Signal Processor (DSP):
    • SMJ320C31-60 (5 V)
      33-ns Instruction Cycle Time 330 Million Operations Per Second (MOPS), 60 Million Floating-Point Operations Per Second (MFLOPS), 30 Million Instructions Per Second (MIPS)
    • SMJ320C31-50 (5 V)
      40-ns Instruction Cycle Time 275 MOPS, 50 MFLOPS, 25 MIPS
    • SMJ320C31-40 (5 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
    • SMJ320LC31-40 (3.3 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
    • SMQ320LC31-40 (3.3 V)
      50-ns Instruction Cycle Time 220 MOPS, 40 MFLOPS, 20 MIPS
  • 32-Bit High-Performance CPU
  • 16-/ 32-Bit Integer and 32-/ 40-Bit Floating-Point Operations
  • 32-Bit Instruction and Data Words, 24-Bit Addresses
  • Two 1K Word × 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
  • Boot-Program Loader
  • 64-Word × 32-Bit Instruction Cache
  • Eight Extended-Precision Registers
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Two Low-Power Modes
  • On-Chip Memory-Mapped Peripherals:
    • One Serial Port Supporting 8-/ 16-/ 24-/ 32-Bit Transfers
    • Two 32-Bit Timers
    • One-Channel Direct Memory Access (DMA) Coprocessor for Concurrent I/O and CPU Operation
  • Fabricated Using Enhanced PerformanceImplanted CMOS (EPIC™) Technology by Texas Instruments (TI)
  • Two- and Three-Operand Instructions
  • 40 / 32-Bit Floating-Point / Integer Multiplier and Arithmetic Logic Unit (ALU)
  • Parallel ALU and Multiplier Execution in a Single Cycle
  • Block-Repeat Capability
  • Zero-Overhead Loops With Single-Cycle Branches
  • Conditional Calls and Returns
  • Interlocked Instructions for Multiprocessing Support
  • Bus-Control Registers Configure Strobe-Control Wait-State Generation
  • Validated Ada Compiler
  • Integer, Floating-Point, and Logical Operations
  • 32-Bit Barrel Shifter
  • One 32-Bit Data Bus (24-Bit Address)
  • Packaging
    • 132-Lead Ceramic Quad Flatpack With Nonconductive Tie-Bar (HFG Suffix)
    • 141-Pin Ceramic Staggered Pin Grid- Array Package (GFA Suffix)
    • 132-Lead TAB Frame
    • 132-Lead Plastic Quad Flatpack (PQ Suffix)

EPIC is a trademark of Texas Instruments Incorporated.

The SMJ320C31, SMJ320LC31, and SMQ320LC31 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.6-µm triple-level-metal CMOS technology. The devices are part of the SMJ320C3x generation of DSPs from Texas Instruments.

The SMJ320C3x internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 60 MFLOPS. The SMJ320C3x optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The SMJ320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The SMJ320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

The SMJ320C31, SMJ320LC31, and SMQ320LC31 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.6-µm triple-level-metal CMOS technology. The devices are part of the SMJ320C3x generation of DSPs from Texas Instruments.

The SMJ320C3x internal busing and special digital-signal-processing instruction set have the speed and flexibility to execute up to 60 MFLOPS. The SMJ320C3x optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

The SMJ320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs, internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, one external interface port, two timers, one serial port, and multiple-interrupt structure. The SMJ320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level-language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

Descargar

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet SMJ320C31, SMJ320LC31, SMQ320LC31 datasheet (Rev. G) 18 sep 2006

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje