Inicio Gestión de la energía Controladores de compuertas Drivers de compuerta aislados
Inicio
Gestión de la energía
Controladores de compuertas
Drivers de compuerta aislados
NUEVO

UCC21550-Q1

ACTIVO

Controlador de puerta aislado autootriz de 4 A a 6 A, 5 kVrms y canal doble con pines DIS y DT para

Haga su pedido ahora
Hoja de datos

UCC21550-Q1

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Transient isolation voltage (VIOTM) (VPK) 7070 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, High CMTI, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 13 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 TI functional safety category Functional Safety-Capable Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12
Number of channels 2 Isolation rating Reinforced Withstand isolation voltage (VISO) (Vrms) 5000 Transient isolation voltage (VIOTM) (VPK) 7070 Power switch IGBT, MOSFET, SiCFET Peak output current (A) 6 Features Disable, High CMTI, Programmable dead time Output VCC/VDD (max) (V) 25 Output VCC/VDD (min) (V) 13 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 5.5 TI functional safety category Functional Safety-Capable Input threshold CMOS, TTL Operating temperature range (°C) -40 to 150 Rating Automotive Fall time (ns) 8 Undervoltage lockout (typ) (V) 5, 8, 12
SOIC (DW) 16 106.09 mm² 10.3 x 10.3

  • Universal: dual low-side, dual high-side or halfbridge driver

  • AEC-Q100 qualified with the following results
    • Device temperature grade 1
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C4B
  • Junction temperature range –40 to +150°C
  • Up to 4-A peak source and 6-A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125 V/ns
  • Up to 25-V VDD output drive supply
    • 5-V, 8-V VDD UVLO options
  • Switching parameters:
    • 33-ns typical propagation delay
    • 5-ns maximum pulse-width distortion
    • 10-µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast disable for power sequencing

  • Universal: dual low-side, dual high-side or halfbridge driver

  • AEC-Q100 qualified with the following results
    • Device temperature grade 1
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C4B
  • Junction temperature range –40 to +150°C
  • Up to 4-A peak source and 6-A peak sink output
  • Common-mode transient immunity (CMTI) greater than 125 V/ns
  • Up to 25-V VDD output drive supply
    • 5-V, 8-V VDD UVLO options
  • Switching parameters:
    • 33-ns typical propagation delay
    • 5-ns maximum pulse-width distortion
    • 10-µs maximum VDD power-up delay
  • UVLO protection for all power supplies
  • Fast disable for power sequencing

The UCC21550-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4-A peak-source and 6-A peak-sink current to drive power MOSFET, SiC, GaN, and IGBT transistors.

The UCC21550-Q1 can be configured as two low-sidedrivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5-kV RMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5 ns. All supplies have UVLO protection.

With all these advanced features, the UCC21550-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.

The UCC21550-Q1 is an isolated dual channel gate driver family with programmable dead time and wide temperature range. It is designed with 4-A peak-source and 6-A peak-sink current to drive power MOSFET, SiC, GaN, and IGBT transistors.

The UCC21550-Q1 can be configured as two low-sidedrivers, two high-side drivers, or a half-bridge driver. The input side is isolated from the two output drivers by a 5-kV RMS isolation barrier, with a minimum of 125-V/ns common-mode transient immunity (CMTI).

Protection features include: resistor programmable dead time, disable feature to shut down both outputs simultaneously, and integrated de-glitch filter that rejects input transients shorter than 5 ns. All supplies have UVLO protection.

With all these advanced features, the UCC21550-Q1 device enables high efficiency, high power density, and robustness in a wide variety of power applications.
open-in-new Buscar otro/a Drivers de compuerta aislados
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet UCC21550x-Q1 Automotive4-A, 6-A, Reinforced Isolation Dual-Channel Gate Driver datasheet (Rev. B) PDF | HTML 10 nov 2023

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

UCC21520EVM-286 — Módulo de evaluación UCC21520 de controlador de puerta aislada de doble canal (4 A/6 A)

UCC21520EVM-286 is designed for evaluating UCC21520DW, which is an isolated dual-channel gate driver with 4-A source and 6-A sink peak current capability. This EVM could be served as a reference design for driving power MOSFETS, IGBTS, and SiC MOSFETS with UCC21520 pin function identification, (...)

Guía del usuario: PDF | HTML
No disponible en TI.com
Modelo de simulación

UCC21550B-Q1 PSpice Model

SLUM881.ZIP (157 KB) - PSpice Model
Descargar
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Paquete Pasadores Descargar
SOIC (DW) 16 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos