ADC12QJ1600-SP
- Radiation
Performance:
- Total Ionizing Dose (TID): 300 krad (Si)
- Single Event Latchup (SEL): 120 MeV-cm2/mg
- Single Event Upset (SEU) immune registers
- ADC Core:
- Resolution: 12 Bit
- Maximum sampling rate: 1.6GSPS
- Non-interleaved architecture
- Internal dither reduces high-order harmonics
- Performance specifications (–1dBFS):
- SNR (100 MHz): 57.4dBFS
- ENOB (100 MHz): 9.1 Bits
- SFDR (100 MHz): 64dBc
- Noise floor (–20dBFS): –147dBFS
- Full-scale input voltage: 800mVPP-DIFF
- Full-power input bandwidth: 6GHz
- JESD204C Serial data interface:
- Support for 2 to 8 total SerDes lanes
- Maximum baud-rate: 17.16Gbps
- 64B/66B and 8B/10B encoding modes
- Subclass-1 support for deterministic latency
- Compatible with JESD204B receivers
- Optional internal sampling clock generation
- Internal PLL and VCO (7.2–8.2GHz)
- SYSREF Windowing eases synchronization
- Four clock outputs simplify system clocking
- Reference clocks for FPGA or adjacent ADC
- Reference clock for SerDes transceivers
- Timestamp input and output for pulsed systems
- Power consumption (1 GSPS): 1.9W
- Power supplies: 1.1V, 1.9V
ADC12QJ1600-SP is a quad channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of multi-channel communications systems.
Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.
A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.
JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.
관심 가지실만한 유사 제품
비교 대상 장치와 동일한 기능을 지원하는 핀 대 핀.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | ADC12QJ1600-SP Quad Channel 1.6GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. B) | PDF | HTML | 2025. 2. 19 | |
| * | 방사능 및 안정성 보고서 | ADC12QJ1600-SHP Production Flow and Reliability Report | 2025. 3. 10 | ||
| Application brief | DLA Approved Optimizations for QML Products (Rev. C) | PDF | HTML | 2025. 6. 17 | ||
| 기술 문서 | How SHP in plastic packaging addresses 3 key space application design challenges | PDF | HTML | 2022. 10. 17 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ADC12QJ1600EVM — ADC12QJ1600 - JESD204C 인터페이스를 지원하는 쿼드 채널, 12비트, 1.6GSPS ADC용 평가 모듈
TSW12QJ1600EVM — ADC12QJ1600-Q1 8채널(2개의 동기화된 4채널) 12비트 1.6GSPS JESD204C 인터페이스 ADC 평가 모듈
ADC09xJ800, ADC09xJ1300, ADC12xJ800 and ADC12xJ1600 IBIS-AMI Model (Rev. A)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| FCCSP (ALR) | 144 | Ultra Librarian |