인터페이스 UART

NS16C2752

활성

64바이트 FIFO 및 최대 5Mbit/s의 데이터 전송률을 제공하는 듀얼 UART

제품 상세 정보

Number of channels 2 FIFO (Byte) 64 Rx FIFO trigger levels (#) 4 Tx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (MBps) 5 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 5 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
Number of channels 2 FIFO (Byte) 64 Rx FIFO trigger levels (#) 4 Tx FIFO trigger levels (#) 4 Programmable FIFO trigger levels No CPU interface X86 Baud rate at Vcc = 3.3 V & with 16x sampling (max) (MBps) 5 Baud rate at Vcc = 5 V & with 16x sampling (max) (MBps) 5 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (°C) -40 to 85
PLCC (FN) 44 307.3009 mm² 17.53 x 17.53 TQFP (PFB) 48 81 mm² 9 x 9
  • Dual Independent UART
  • Up to 5 Mbits/s Data Transfer Rate
  • 2.97 V to 5.50 V Operational Vcc
  • 5 V Tolerant I/Os in the Entire Supply Voltage Range
  • Industrial Temperature: -40°C to 85°C
  • Default Registers are Identical to the PC16552D
  • NS16C2552/NS16C2752 is Pin-to-Pin Compatible to TI PC16552D, EXAR ST16C2552, XR16C2552, XR 16L2552, and Phillips SC16C2552B
  • NS16C2752 is Compatible to EXAR XR16L2752, and Register Compatible to Phillips SC16C752
  • Auto Hardware Flow Control (Auto-CTS, Auto-RTS)
  • Auto Software Flow Control (Xon, Xoff, and Xon-any)
  • Fully Programmable Character Length (5, 6, 7, or 8) with Even, Odd, or No Parity, Stop Bit
  • Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop, and Parity) to or from the Serial Data
  • Independently Controlled and Prioritized Transmit and Receive Interrupts
  • Complete Line Status Reporting Capabilities
  • Line Break Generation and Detection
  • Internal Diagnostic Capabilities
    • Loopback Controls for Communications Link Fault Isolation
    • Break, Parity, Overrun, Framing Error Detection
  • Programmable Baud Generators Divide any Input Clock by 1 to (216 - 1) and Generate the 16 X clock
  • IrDA v1.0 Wireless Infrared Encoder/Decoder
  • DMA Operation (TXRDY/RXRDY)
  • Concurrent Write to DUART Internal Register Channels 1 and 2
  • Multi-Function Output Allows More Package Functions with Fewer I/O Pins
  • 44-PLCC or 48-TQFP Package

All trademarks are the property of their respective owners.

  • Dual Independent UART
  • Up to 5 Mbits/s Data Transfer Rate
  • 2.97 V to 5.50 V Operational Vcc
  • 5 V Tolerant I/Os in the Entire Supply Voltage Range
  • Industrial Temperature: -40°C to 85°C
  • Default Registers are Identical to the PC16552D
  • NS16C2552/NS16C2752 is Pin-to-Pin Compatible to TI PC16552D, EXAR ST16C2552, XR16C2552, XR 16L2552, and Phillips SC16C2552B
  • NS16C2752 is Compatible to EXAR XR16L2752, and Register Compatible to Phillips SC16C752
  • Auto Hardware Flow Control (Auto-CTS, Auto-RTS)
  • Auto Software Flow Control (Xon, Xoff, and Xon-any)
  • Fully Programmable Character Length (5, 6, 7, or 8) with Even, Odd, or No Parity, Stop Bit
  • Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop, and Parity) to or from the Serial Data
  • Independently Controlled and Prioritized Transmit and Receive Interrupts
  • Complete Line Status Reporting Capabilities
  • Line Break Generation and Detection
  • Internal Diagnostic Capabilities
    • Loopback Controls for Communications Link Fault Isolation
    • Break, Parity, Overrun, Framing Error Detection
  • Programmable Baud Generators Divide any Input Clock by 1 to (216 - 1) and Generate the 16 X clock
  • IrDA v1.0 Wireless Infrared Encoder/Decoder
  • DMA Operation (TXRDY/RXRDY)
  • Concurrent Write to DUART Internal Register Channels 1 and 2
  • Multi-Function Output Allows More Package Functions with Fewer I/O Pins
  • 44-PLCC or 48-TQFP Package

All trademarks are the property of their respective owners.

The NS16C2552 and NS16C2752 are dual channel Universal Asynchronous Receiver/Transmitter (DUART). The footprint and the functions are compatible to the PC16552D, while new features are added to the UART device. These features include low voltage support, 5V tolerant inputs, enhanced features, enhanced register set, and higher data rate.

The two serial channels are completely independent of each other, except for a common CPU interface and crystal input. On power-up both channels are functionally identical to the PC16552D. Each channel can operate with on-chip transmitter and receiver FIFO’s (in FIFO mode).

In the FIFO mode each channel is capable of buffering 16 bytes (for NS16C2552) or 64 bytes (for NS16C2752) of data in both the transmitter and receiver. The receiver FIFO also has additional 3 bits of error data per location. All FIFO control logic is on-chip to minimize system software overhead and maximize system efficiency.

To improve the CPU processing bandwidth, the data transfers between the DUART and the CPU can be done using DMA controller. Signaling for DMA transfers is done through two pins per channel (TXRDY and RXRDY). The RXRDYfunction is multiplexed on one pin with the OUT2 and BAUDOUT functions. The configuration is through Alternate Function Register.

The fundamental function of the UART is converting between parallel and serial data. Serial-to-parallel conversion is done on the UART receiver and parallel-to-serial conversion is done on the transmitter. The CPU can read the complete status of each channel at any time. Status information reported includes the type and condition of the transfer operations being performed by the DUART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The NS16C2552 and NS16C2752 include one programmable baud rate generator for each channel. Each baud rate generator is capable of dividing the clock input by divisors of 1 to (216 - 1), and producing a 16X clock for driving the internal transmitter logic and for receiver sampling circuitry. The NS16C2552 and NS16C2752 have complete MODEM-control capability, and a processor-interrupt system. The interrupts can be programmed by the user to minimize the processing required to handle the communications link.

The NS16C2552 and NS16C2752 are dual channel Universal Asynchronous Receiver/Transmitter (DUART). The footprint and the functions are compatible to the PC16552D, while new features are added to the UART device. These features include low voltage support, 5V tolerant inputs, enhanced features, enhanced register set, and higher data rate.

The two serial channels are completely independent of each other, except for a common CPU interface and crystal input. On power-up both channels are functionally identical to the PC16552D. Each channel can operate with on-chip transmitter and receiver FIFO’s (in FIFO mode).

In the FIFO mode each channel is capable of buffering 16 bytes (for NS16C2552) or 64 bytes (for NS16C2752) of data in both the transmitter and receiver. The receiver FIFO also has additional 3 bits of error data per location. All FIFO control logic is on-chip to minimize system software overhead and maximize system efficiency.

To improve the CPU processing bandwidth, the data transfers between the DUART and the CPU can be done using DMA controller. Signaling for DMA transfers is done through two pins per channel (TXRDY and RXRDY). The RXRDYfunction is multiplexed on one pin with the OUT2 and BAUDOUT functions. The configuration is through Alternate Function Register.

The fundamental function of the UART is converting between parallel and serial data. Serial-to-parallel conversion is done on the UART receiver and parallel-to-serial conversion is done on the transmitter. The CPU can read the complete status of each channel at any time. Status information reported includes the type and condition of the transfer operations being performed by the DUART, as well as any error conditions (parity, overrun, framing, or break interrupt).

The NS16C2552 and NS16C2752 include one programmable baud rate generator for each channel. Each baud rate generator is capable of dividing the clock input by divisors of 1 to (216 - 1), and producing a 16X clock for driving the internal transmitter logic and for receiver sampling circuitry. The NS16C2552 and NS16C2752 have complete MODEM-control capability, and a processor-interrupt system. The interrupts can be programmed by the user to minimize the processing required to handle the communications link.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기1
유형 직함 날짜
* Data sheet NS16C2552/2752 Dual UART w/ 16-byte/64-byte FIFO's and up to 5 Mbit/s Data Rate datasheet (Rev. D) 2013/04/16

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
패키지 다운로드
PLCC (FN) 44 옵션 보기
TQFP (PFB) 48 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상