SN74LV132A

활성

슈미트 트리거 입력을 지원하는 4채널, 4입력, 2V~5.5V NAND 게이트

제품 상세 정보

Technology family LV-A Number of channels 4 Inputs per channel 4 IOL (max) (mA) 12 IOH (max) (mA) -12 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Data rate (max) (Mbps) 70 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV-A Number of channels 4 Inputs per channel 4 IOL (max) (mA) 12 IOH (max) (mA) -12 Input type Schmitt-Trigger Output type Push-Pull Features High speed (tpd 10-50ns), Over-voltage tolerant inputs, Partial power down (Ioff) Data rate (max) (Mbps) 70 Rating Catalog Operating temperature range (°C) -40 to 125
TVSOP (DGV) 14 23.04 mm² (3.6 mm × 6.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm)
  • 2-V to 5.5-V VCC Operation
  • Max tpd of 9 ns at 5 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at
    VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2.3 V at
    VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Voltage Operation on All
    Ports
  • Latch-Up Performance Exceeds 250 mA per
    JESD 17
  • Ioff Supports Live Insertion, Partial Power-Down
    Mode, and Back Drive Protection
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Industrial PC: Rugged PC and Laptop
    • Access Control and Security: Camera
      Surveillance IP Network
    • Vending, Payment and Change Machines
    • Patient Monitoring STB / DVR / Streaming Media
      (Withdraw)
    • Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

  • 2-V to 5.5-V VCC Operation
  • Max tpd of 9 ns at 5 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at
    VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2.3 V at
    VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Voltage Operation on All
    Ports
  • Latch-Up Performance Exceeds 250 mA per
    JESD 17
  • Ioff Supports Live Insertion, Partial Power-Down
    Mode, and Back Drive Protection
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • APPLICATIONS
    • Industrial PC: Rugged PC and Laptop
    • Access Control and Security: Camera
      Surveillance IP Network
    • Vending, Payment and Change Machines
    • Patient Monitoring STB / DVR / Streaming Media
      (Withdraw)
    • Other Motor Drives (Such as Switch Reluctance)

All other trademarks are the property of their respective owners

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The ’LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V VCC operation.

The ’LV132A devices perform the Boolean function Y = A • B or Y = A + B in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt trigger, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 SNx4LV132A Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs datasheet (Rev. J) PDF | HTML 2015. 2. 20

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

14-24-LOGIC-EVM — 14핀~24핀 D, DB, DGV, DW, DYY, NS 및 PW 패키지용 로직 제품 일반 평가 모듈

14-24-LOGIC-EVM 평가 모듈(EVM)은 14핀~24핀 D, DW, DB, NS, PW, DYY 또는 DGV 패키지에 있는 모든 로직 장치를 지원하도록 설계되었습니다.

사용 설명서: PDF | HTML
지원되는 제품 및 하드웨어
재고 있음
제한:
??asset.out-of-stock-ti_ko_KR??
이용할 수 없음
시뮬레이션 모델

HSPICE Model for SN74LV132A

SCEJ153.ZIP (51 KB) - HSpice 모델
지원되는 제품 및 하드웨어
시뮬레이션 모델

SN74LV132A Behavioral SPICE Model

SCLM188.ZIP (7 KB) - PSpice 모델
지원되는 제품 및 하드웨어
시뮬레이션 모델

SN74LV132A IBIS Model (Rev. A)

SCEM128 (114 KB) - IBIS 모델
지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
TVSOP (DGV) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상