首頁 數據轉換器 類比轉數位轉換器 (ADC) 精確 ADC
首頁
數據轉換器
類比轉數位轉換器 (ADC)
精確 ADC

ADS8912B

現行

具有內部 VREF 緩衝器、內部 LDO 和強化型 SPI 介面的 18 位元、500-kSPS、1 通道 SAR ADC

立即訂購
產品規格表

ADS8912B

現行
立即訂購

產品詳細資料

Resolution (Bits) 18 Sample rate (max) (ksps) 500 Number of input channels 1 Interface type Enhanced SPI, SPI Architecture SAR Input type Differential Rating Catalog Reference mode External Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Daisy-Chainable, Oscillator Operating temperature range (°C) -40 to 125 Power consumption (typ) (mW) 16 Analog supply voltage (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 102.5 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
Resolution (Bits) 18 Sample rate (max) (ksps) 500 Number of input channels 1 Interface type Enhanced SPI, SPI Architecture SAR Input type Differential Rating Catalog Reference mode External Input voltage range (max) (V) 5 Input voltage range (min) (V) 0 Features Daisy-Chainable, Oscillator Operating temperature range (°C) -40 to 125 Power consumption (typ) (mW) 16 Analog supply voltage (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 102.5 Digital supply (min) (V) 1.65 Digital supply (max) (V) 5.5
VQFN (RGE) 24 16 mm² (4 mm × 4 mm)
  • Resolution: 18-Bits
  • High Sample Rate With No Latency Output:
    • ADS8910B: 1-MSPS
    • ADS8912B: 500-kSPS
    • ADS8914B: 250-kSPS
  • Integrated LDO Enables Single-Supply Operation
  • Low-Power Reference Buffer With No Droop
  • Excellent AC and DC Performance:
    • SNR: 102.5-dB, THD: –125-dB
    • INL: ±0.5-LSB
    • DNL: ±0.2-LSB, 18-Bit No-Missing-Codes
  • Wide Input Range:
    • Unipolar Differential Input Range: ±VREF
    • VREF Input Range: 2.5-V to 5-V
  • Single-Supply, Low-Power Operation
    (Includes Internal Reference Buffer and LDO)
    • ADS8910B : 21-mW at 1-MSPS
    • ADS8912B : 16-mW at 500-kSPS
    • ADS8914B : 14-mW at 250-kSPS
  • Enhanced-SPI Digital Interface
    • Interface SCLK: 20-MHz at 1-MSPS
    • Configurable Data Parity Output
  • Extended Temperature Range: –40°C to +125°C
  • Small Footprint: 4-mm × 4-mm VQFN
  • Resolution: 18-Bits
  • High Sample Rate With No Latency Output:
    • ADS8910B: 1-MSPS
    • ADS8912B: 500-kSPS
    • ADS8914B: 250-kSPS
  • Integrated LDO Enables Single-Supply Operation
  • Low-Power Reference Buffer With No Droop
  • Excellent AC and DC Performance:
    • SNR: 102.5-dB, THD: –125-dB
    • INL: ±0.5-LSB
    • DNL: ±0.2-LSB, 18-Bit No-Missing-Codes
  • Wide Input Range:
    • Unipolar Differential Input Range: ±VREF
    • VREF Input Range: 2.5-V to 5-V
  • Single-Supply, Low-Power Operation
    (Includes Internal Reference Buffer and LDO)
    • ADS8910B : 21-mW at 1-MSPS
    • ADS8912B : 16-mW at 500-kSPS
    • ADS8914B : 14-mW at 250-kSPS
  • Enhanced-SPI Digital Interface
    • Interface SCLK: 20-MHz at 1-MSPS
    • Configurable Data Parity Output
  • Extended Temperature Range: –40°C to +125°C
  • Small Footprint: 4-mm × 4-mm VQFN

The ADS8910B, ADS8912B, and ADS8914B (ADS891xB) belong to a family of pin-to-pin compatible, high-speed, single-channel, high-precision, 18-bit successive approximation register (SAR) analog-to-digital convertors (ADCs) with an integrated reference buffer and integrated low-dropout regulator (LDO). The device family includes the ADS890xB (20-bit) and ADS892xB (16-bit) resolution variants.

The ADS891xB boost analog performance while maintaining high-resolution data transfer by using TI’s enhanced-SPI feature. Enhanced-SPI enables the ADS89xxB to achieve high throughput at lower clock speeds, thereby simplifying the board layout and lowering system cost. Enhanced-SPI also simplifies clocking-in of data, thereby making this device an excellent choice for applications involving FPGAs, DSPs. The ADS89xxB is compatible with a standard SPI Interface.

The ADS891xB has an internal data parity feature that can be appended to the ADC data output. ADC data validation by the host, using parity bits, improves system reliability.

The ADS8910B, ADS8912B, and ADS8914B (ADS891xB) belong to a family of pin-to-pin compatible, high-speed, single-channel, high-precision, 18-bit successive approximation register (SAR) analog-to-digital convertors (ADCs) with an integrated reference buffer and integrated low-dropout regulator (LDO). The device family includes the ADS890xB (20-bit) and ADS892xB (16-bit) resolution variants.

The ADS891xB boost analog performance while maintaining high-resolution data transfer by using TI’s enhanced-SPI feature. Enhanced-SPI enables the ADS89xxB to achieve high throughput at lower clock speeds, thereby simplifying the board layout and lowering system cost. Enhanced-SPI also simplifies clocking-in of data, thereby making this device an excellent choice for applications involving FPGAs, DSPs. The ADS89xxB is compatible with a standard SPI Interface.

The ADS891xB has an internal data parity feature that can be appended to the ADC data output. ADC data validation by the host, using parity bits, improves system reliability.
filter 尋找其它 精確 ADC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能，可直接投入使用替代所比較的裝置。
ADS8922B 現行 具有內部 VREF 緩衝器、內部 LDO 和強化型 SPI 的 16 位元、500-kSPS、1 通道 SAR ADC Lower resolution (16-bit)
ADS8910B 現行 具有內部 VREF 緩衝器、內部 LDO 和強化型 SPI 介面的 18 位元、1-MSPS、單通道 SAR ADC Higher sampling rate (1 MSPS)
功能相似於所比較的產品。
ADS9817 現行 具有整合式類比前端的八通道、18 位元、2-MSPS/ch 雙同時取樣 ADC Higher channel count and sampling rate

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 8
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ADS891xB 18-Bit, High-Speed SAR ADCs With Integrated Reference Buffer and Enhanced Performance Features datasheet (Rev. B) PDF | HTML 2018/1/26
Circuit design High-input impedance, true differential, AFE attenuator circuit for SAR ADCs (Rev. B) PDF | HTML 2024/9/25
Circuit design Single-ended to differential using a two op-amp circuit (Rev. A) PDF | HTML 2024/9/20
應用說明 Attenuator Amplifier Design to Maximize the Input Voltage of Differential ADCs 2018/6/14
Application brief Improving Input Settling for Precision Data Converters 2017/12/12
Application brief Optimizing Data Transfer on High-Resolution, High-Throughput Data Converters 2017/12/12
Application brief Simplify Isolation Designs Using an Enhanced-SPI ADC Interface 2017/12/11
白皮書 Enabling Faster, Smarter, and More Robust Solutions for SAR ADSx With multiSPI 2016/11/8

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADS8900BEVM-PDK — ADS8900B 全差動輸入、20 位元 SAR ADC EVM 性能展示套件 (PDK)

ADS8900B 評估模組 (EVM) 和性能展示套件 (PDK) 是評估 ADS8900B 連續近似暫存器 (SAR) 類比轉數位轉換器 (ADC) 效能的平台、這是一款全差動輸入、20 位元、1MSPS 裝置。ADS8900BEVM-PDK 包括 ADS8900B EVM 板和精密主機介面 (PHI) 控制器板，可啟用隨附的電腦軟體。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制：
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

ADS8912B IBIS Model

SBAM293.ZIP (22 KB) - IBIS 模型
支援產品和硬體
模擬型號

ADS8912B TINA-TI Reference Design

SBAM288.TSC (6904 KB) - TINA-TI 參考設計
支援產品和硬體
模擬型號

ADS8912B TINA-TI Transient Spice Model

SBAM279.ZIP (13 KB) - TINA-TI Spice 模型
支援產品和硬體
計算工具

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

類比工程師的計算機旨在加速類比電路設計工程師定期使用的許多重複計算。此基於 PC 的工具提供圖形介面，列出各種常見計算，從使用回饋電阻器設定運算放大器增益到選擇適當的電路設計元件以穩定類比數位轉換器 (ADC) 驅動緩衝電路。

除了作為獨立工具使用外，此計算機還與類比工程師口袋參考中描述的概念相得益彰。

支援產品和硬體
設計工具

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
支援產品和硬體
參考設計

TIPD211 — 適用於測試與量測應用的 20 位元、1 MSPS、四通道小型設計參考設計

混合訊號 SOC 測試器、記憶體測試器、電池測試器、液晶顯示器 (LCD) 測試器、桌上型設備、高密度數位卡、高密度電源卡、X 光、MRI 等終端設備需要多個快速又可同時取樣的通道，並具備出色的 DC 和 AC 性能，以及低功率和小巧的電路板空間。此設計中建議的解決方案使用高性能 SAR ADC (ADS8910B)、精準放大器 (OPA2625) 以及精準電壓參考 (REF5050)。
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGE) 24 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片