CDCLVP111-SEP
- Vendor item drawing (VID#): V62/12624-02YE
- Radiation tolerance:
- Total ionizing dose (TID): 50krad
- Single-event latch-up (SEL): 43MeV × cm2/mg
- Junction temperature range: –55°C to 125°C
- Distributes One Differential Clock Input Pair (LVDS, CML, SSTL, LVPECL, LVECL) to 10 Differential LVPECL or LVECL outputs
- Supports a Wide Supply Voltage Range From 2.375V to 3.8V
- Selectable Clock Input Through CLK_SEL
- Low-Output Skew (Typical 15ps) for Clock-Distribution Applications
- Additive Jitter Less Than 1ps
- Propagation Delay Less Than 355ps
- Open Input Default State
- LVDS, CML, SSTL Input Compatible
- VBB Reference Voltage Output for Single-Ended Clocking
- Frequency Range From DC to 3.5GHz
-
Space-enhanced plastic (space EP):
- SUPPORTS DEFENSE, AND AEROSPACE APPLICATIONS
- Controlled baseline
- One assembly and test Site
- One fabrication site
- Extended product life cycle
- Product traceability
- Outgassing test performed per ASTM E595
The CDCLVP111-SEP clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111-SEP can accept two clock sources into an input multiplexer. The CDCLVP111-SEP is specifically designed for driving 50Ω transmission lines. When an output pin is not used, leaving the pin open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50Ω.
The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin must be connected to CLK0 and bypassed to GND using a 10nF capacitor.
For high-speed performance, the differential mode is strongly recommended.
The CDCLVP111-SEP is characterized for operation from –55°C to 125°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CDCLVP111-SEP Low-Voltage 1:10 LVPECL With Selectable Input Clock Driver datasheet | PDF | HTML | 2025/9/18 | ||
| * | 輻射及可靠性報告 | CDCLVP111-SEP Single-Event Effects (SEE) Radiation Report | PDF | HTML | 2025/9/24 | ||
| * | 輻射及可靠性報告 | CDCLVP111-SEP Production Flow and Reliability Report | PDF | HTML | 2025/8/22 | ||
| * | 輻射及可靠性報告 | ADC3683-SEP Total Ionizing Dose (TID) Radiation Report | 2025/2/7 | |||
| 選擇指南 | TI Space Products (Rev. L) | 2026/3/27 | ||||
| 證書 | CDCLVP111SEPEVM EU Declaration of Conformity (DoC) | 2025/8/22 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| HLQFP (VFP) | 32 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。