產品詳細資料

Rating Catalog Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM Gate drive (A) 1 Vs (min) (V) 9 Vs ABS (max) (V) 102 Features Buck Step Down Converter, Current sense Amplifier, Hardware Management I/F, SPI/I2C, Smart Gate Drive Operating temperature range (°C) -40 to 125
Rating Catalog Architecture Gate driver Control interface 1xPWM, 3xPWM, 6xPWM Gate drive (A) 1 Vs (min) (V) 9 Vs ABS (max) (V) 102 Features Buck Step Down Converter, Current sense Amplifier, Hardware Management I/F, SPI/I2C, Smart Gate Drive Operating temperature range (°C) -40 to 125
VQFN (RGZ) 48 49 mm² (7 mm × 7 mm)
  • 9 to 100-V, Triple half-bridge gate driver
    • Optional integrated buck regulator
    • Optional triple low-side current shunt amplifiers
  • Smart gate drive architecture
    • Adjustable slew rate control for EMI performance
    • VGS handshake and minimum dead-time insertion to prevent shoot-through
    • 50-mA to 1-A peak source current
    • 100-mA to 2-A peak sink current
    • dV/dt mitigation through strong pulldown
  • Integrated gate driver power supplies
    • High-side doubler charge pump For 100% PWM duty cycle control
    • Low-side linear regulator
  • Integrated LM5008A buck regulator
    • 6 to 95-V operating voltage range
    • 2.5 to 75-V, 350-mA output capability
  • Integrated triple current shunt amplifiers
    • Adjustable gain (5, 10, 20, 40 V/V)
    • Bidirectional or unidirectional support
  • 6x, 3x, 1x, and independent PWM modes
    • Supports 120° sensored operation
  • SPI or hardware interface available
  • Low-power sleep mode (20 µA at VVM = 48-V)
  • Integrated protection features
    • VM undervoltage lockout (UVLO)
    • Gate drive supply undervoltage (GDUV)
    • MOSFET VDS overcurrent protection (OCP)
    • MOSFET shoot-through prevention
    • Gate driver fault (GDF)
    • Thermal warning and shutdown (OTW/OTSD)
    • Fault condition indicator (nFAULT)
  • 9 to 100-V, Triple half-bridge gate driver
    • Optional integrated buck regulator
    • Optional triple low-side current shunt amplifiers
  • Smart gate drive architecture
    • Adjustable slew rate control for EMI performance
    • VGS handshake and minimum dead-time insertion to prevent shoot-through
    • 50-mA to 1-A peak source current
    • 100-mA to 2-A peak sink current
    • dV/dt mitigation through strong pulldown
  • Integrated gate driver power supplies
    • High-side doubler charge pump For 100% PWM duty cycle control
    • Low-side linear regulator
  • Integrated LM5008A buck regulator
    • 6 to 95-V operating voltage range
    • 2.5 to 75-V, 350-mA output capability
  • Integrated triple current shunt amplifiers
    • Adjustable gain (5, 10, 20, 40 V/V)
    • Bidirectional or unidirectional support
  • 6x, 3x, 1x, and independent PWM modes
    • Supports 120° sensored operation
  • SPI or hardware interface available
  • Low-power sleep mode (20 µA at VVM = 48-V)
  • Integrated protection features
    • VM undervoltage lockout (UVLO)
    • Gate drive supply undervoltage (GDUV)
    • MOSFET VDS overcurrent protection (OCP)
    • MOSFET shoot-through prevention
    • Gate driver fault (GDF)
    • Thermal warning and shutdown (OTW/OTSD)
    • Fault condition indicator (nFAULT)

The DRV835x family of devices are highly-integrated gate drivers for three-phase brushless DC (BLDC) motor applications. These applications include field-oriented control (FOC), sinusoidal current control, and trapezoidal current control of BLDC motors. The device variants provide optional integrated current shunt amplifiers to support different motor control schemes and a buck regulator to power the gate driver or external controller.

The DRV835x uses smart gate drive (SGD) architecture to decrease the number of external components that are typically necessary for MOSFET slew rate control and protection circuits. The SGD architecture also optimizes dead time to prevent shoot-through conditions, provides flexibility in decreasing electromagnetic interference (EMI) by MOSFET slew rate control, and protects against gate short circuit conditions through VGS monitors. A strong gate pulldown circuit helps prevent unwanted dV/dt parasitic gate turn on events

Various PWM control modes (6x, 3x, 1x, and independent) are supported for simple interfacing to the external controller. These modes can decrease the number of outputs required of the controller for the motor driver PWM control signals. This family of devices also includes 1x PWM mode for simple sensored trapezoidal control of a BLDC motor by using an internal block commutation table.

The DRV835x family of devices are highly-integrated gate drivers for three-phase brushless DC (BLDC) motor applications. These applications include field-oriented control (FOC), sinusoidal current control, and trapezoidal current control of BLDC motors. The device variants provide optional integrated current shunt amplifiers to support different motor control schemes and a buck regulator to power the gate driver or external controller.

The DRV835x uses smart gate drive (SGD) architecture to decrease the number of external components that are typically necessary for MOSFET slew rate control and protection circuits. The SGD architecture also optimizes dead time to prevent shoot-through conditions, provides flexibility in decreasing electromagnetic interference (EMI) by MOSFET slew rate control, and protects against gate short circuit conditions through VGS monitors. A strong gate pulldown circuit helps prevent unwanted dV/dt parasitic gate turn on events

Various PWM control modes (6x, 3x, 1x, and independent) are supported for simple interfacing to the external controller. These modes can decrease the number of outputs required of the controller for the motor driver PWM control signals. This family of devices also includes 1x PWM mode for simple sensored trapezoidal control of a BLDC motor by using an internal block commutation table.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但針腳輸出與所比較的裝置不同。
DRV8323R 現行 具降壓穩壓器和電流分流放大器的 65-V 最大 3 相智慧型閘極驅動器 Features absolute maximum rating of 65-V
功能相似於所比較的產品。
DRV8353 現行 具電流分流放大器的 102-V 最大 3 相智慧型閘極驅動器 No integrated buck regulator

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DRV8353RH-EVM — DRV8353RH 評估模組、三相無刷 DC 智慧型閘極驅動器

DRV8353RH-EVM 是基於 DRV8353RH 閘極驅動器和 CSD19532Q5B NexFET™ MOSFET 的 15A、3 相位無刷 DC 驅動級。

此模組具備獨立 DC 匯流排和相位電壓感測,以及獨立低壓側電流分流放大器,因此此評估模組最適合用於無感測器 BLDC 演算法。  模組透過整合式 0.35A 降壓穩壓器供應 MCU 3.3V 電源。  此驅動平台具備 IDRIVE 配置、故障接腳,並可透過由特定電阻值構成的簡易可配置硬體介面進行短路、過熱、擊穿和欠電壓保護。

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

DRV8353RS-EVM — DRV8353RS 評估模組、三相無刷 DC 智慧型閘極驅動器 

DRV8353RS-EVM 是基於 DRV8353RS 閘極驅動器和 CSD19532Q5B NexFET™ MOSFET 的 15A、三相無刷直流驅動級。

此模組具備獨立 DC 匯流排和相位電壓感測,以及獨立低壓側電流分流放大器,因此此評估模組最適合用於無感測器 BLDC 演算法。  模組透過整合式 0.35A 降壓穩壓器供應 MCU 3.3V 電源。  驅動平台具備 IDRIVE 配置,故障接腳,並可透過可配置的 SPI 保護短路,過熱,直通與欠電壓情況。

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
快速入門

MSP-MOTOR-CONTROL — MSPM0 Firmware solutions for motor control applications

MSP 馬達控制為一系列軟體、工具和範例,可在 30 分鐘或更短時間內運用 MSPM0 Arm® Cortex® M0+ MCU 和熱門馬達驅動器解決方案來運轉馬達。

MSP 馬達控制提供可轉動有刷、步進與三相馬達的受支援硬體套件範例,具備最佳性能、整合性與易用性的感測和無感測器控制演算法。透過訂購硬體、連接馬達及使用我們的圖形使用者介面或線上程式碼範例,可隨時運轉您的馬達。

支援產品和硬體
計算工具

BLDC-MAX-QG-MOSFET-CALCULATOR — Calculate the maximum QG MOSFET for your motor driver

Calculate the maximum QG MOSFET that can be driven based on the PWM switching frequency, algorithm type, and additional external capacitance.
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGZ) 48 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片