DS90C187
- 100 mW Typical Power Consumption at 185 MHz (SIDO Mode)
- Drives QXGA and WQXGA Class Displays
- Three Operating
Modes:
- Single Pixel In, Single Pixel Out (SISO): 105 MHz Maximum
- Single Pixel In, Dual Pixel Out (SIDO): 185 MHz Maximum
- Dual Pixel In, Dual Pixel Out (DIDO): 105MHz
- Supports 24-Bit RGB, 48-Bit RGB
- Optional low Power Mode Supports 18-Bit RGB, 36-Bit RGB
- Supports 3D+C, 4D+C, 6D+C, 6D+2C, 8D+C, and 8D+2C LVDS Configurations
- Compatible With FPD-Link Deserializers
- Operates Off a Single 1.8-V Supply
- Interfaces Directly With 1.8-V LVCMOS
- Less Than 1 mW Power Consumption in Sleep Mode
- Spread Spectrum Clock Compatible
- Small 7-mm × 7-mm × 0.9-mm 92-Pin Dual Row VQFN Package
The DS90C187 is a low power Serializer for portable battery powered that reduces the size of the RGB interface between the host GPU and the Display.
The DS90C187 Serializer is designed to support dual pixel data transmission between a Host and a Flat Panel Display at resolutions of up to QXGA (2048x1536) at 60 Hz. The transmitter converts up to 48 bits (Dual Pixel 24-bit color) of 1.8-V LVCMOS data into two channels of 4 data + clock (4D+C) reduced width interface LVDS compatible data streams.
DS90C187 supports 3 modes of operation.
- In single pixel mode in/out mode, the device can drive up to SXGA+ (1400x1050) at 60 Hz. In this mode, the device converts one bank of 24-bit RGB data to a one channel 4D+C LVDS data stream.
- In single pixel in / dual pixel out mode, the device can drive up to WUXGA+ (1920x1440) at 60 Hz. In this configuration, the device provides single-to-dual pixel conversion and converts one bank of 24-bit RGB data into two channels of 4D+C LVDS streams at half the pixel clock rate.
In dual pixel in / dual pixel out mode, the device can drive up to QXGA 2048x1536 at 60Hz or up to QSXGA 2560x2048 at 30Hz. In this mode, the device converts 2 channels of 24 bit RGB data into 2 channels of 4D+C LVDS streams. For all the modes, the device supports 18bpp and 24bpp color.
The DS90C187 is offered in a small 92 pin dual row VQFN package and features single 1.8 V supply for minimal power dissipation.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS90C187 Low Power, 1.8-V Dual Pixel FPD-Link (LVDS) Serializer datasheet (Rev. C) | PDF | HTML | 2018/9/25 | ||
| 應用說明 | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018/11/9 | ||||
| 技術文章 | Finding the right pixel clock frequency and throughput for an LVDS display resolut | PDF | HTML | 2018/9/26 | |||
| 應用說明 | Array QFN Application Note | 2012/10/31 | ||||
| 使用指南 | C187EKV01 User’s Guide | 2012/5/3 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN-MR (NLA) | 92 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。