首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

DS90LV049

現行

400-Mbps LVDS 雙高速差分收發器

立即訂購
產品規格表

DS90LV049

現行
產品規格表 立即訂購

產品詳細資料

Function Transceiver Protocols LVDS Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 400 Input signal LVCMOS, LVDS, LVTTL Output signal LVCMOS, LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDS Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 400 Input signal LVCMOS, LVDS, LVTTL Output signal LVCMOS, LVDS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • Up to 400 Mbps Switching Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Typical Driver Channel-to-Channel Skew
  • 50 ps Typical Receiver Channel-to-Channel Skew
  • 3.3 V Single Power Supply Design
  • TRI-STATE Output Control
  • Internal Fail-Safe Biasing of Receiver Inputs
  • Low Power Dissipation (70 mW at 3.3 V Static)
  • High Impedance on LVDS Outputs on Power Down
  • Conforms to TIA/EIA-644-A LVDS Standard
  • Industrial Operating Temperature Range (−40°C to +85°C)
  • Available in Low Profile 16 Pin TSSOP Package

All trademarks are the property of their respective owners.

  • Up to 400 Mbps Switching Rates
  • Flow-Through Pinout Simplifies PCB Layout
  • 50 ps Typical Driver Channel-to-Channel Skew
  • 50 ps Typical Receiver Channel-to-Channel Skew
  • 3.3 V Single Power Supply Design
  • TRI-STATE Output Control
  • Internal Fail-Safe Biasing of Receiver Inputs
  • Low Power Dissipation (70 mW at 3.3 V Static)
  • High Impedance on LVDS Outputs on Power Down
  • Conforms to TIA/EIA-644-A LVDS Standard
  • Industrial Operating Temperature Range (−40°C to +85°C)
  • Available in Low Profile 16 Pin TSSOP Package

All trademarks are the property of their respective owners.

The DS90LV049 is a dual CMOS flow-through differential line driver-receiver pair designed for applications requiring ultra low power dissipation, exceptional noise immunity, and high data throughput. The device is designed to support data rates in excess of 400 Mbps utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LV049 drivers accept LVTTL/LVCMOS signals and translate them to LVDS signals. On the other hand, the receivers accept LVDS signals and translate them to 3 V CMOS signals. The LVDS input buffers have internal failsafe biasing that places the outputs to a known H (high) state for floating receiver inputs. In addition, the DS90LV049 supports a TRI-STATE function for a low idle power state when the device is not in use.

The EN and EN inputs are ANDed together and control the TRI-STATE outputs. The enables are common to all four gates.

The DS90LV049 is a dual CMOS flow-through differential line driver-receiver pair designed for applications requiring ultra low power dissipation, exceptional noise immunity, and high data throughput. The device is designed to support data rates in excess of 400 Mbps utilizing Low Voltage Differential Signaling (LVDS) technology.

The DS90LV049 drivers accept LVTTL/LVCMOS signals and translate them to LVDS signals. On the other hand, the receivers accept LVDS signals and translate them to 3 V CMOS signals. The LVDS input buffers have internal failsafe biasing that places the outputs to a known H (high) state for floating receiver inputs. In addition, the DS90LV049 supports a TRI-STATE function for a low idle power state when the device is not in use.

The EN and EN inputs are ANDed together and control the TRI-STATE outputs. The enables are common to all four gates.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
DS90LV049Q-Q1 現行 車用 LVDS 雙高速差動收發器 Automotive grade with temperature range from –40°C to +125°C

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 5
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DS90LV049 3V LVDS Dual Line Driver with Dual Line Receiver datasheet (Rev. D) 2013/4/18
應用說明 Applications of Low-Voltage Differential Signaling (LVDS) in LED Walls 2020/10/29
應用說明 Applications of Low-Voltage Differential Signaling (LVDS) in Ultrasound Scanners 2019/6/29
Application brief LVDS to Improve EMC in Motor Drives 2018/9/27
應用說明 An Overview of LVDS Technology 1998/10/5

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90LV047-48AEVM — DS90LV047-48AEVM 評估模組

DS90LV047-48AEVM 評估模組 (EVM) 專為德州儀器 DS90LV047A 3-V LVDS 四通道 CMOS 差動線路驅動器和 DS90LV048A 3-V LVDS CMOS 差動線路接收器的性能與功能評估而設計。使用者可運用此套件快速評估 DS90LV047A 和 DS90LV048A 支援的輸出波形特性和訊號完整性。接頭針腳可連接至 DS90LV047A 和 DS90LV048A 輸入及輸出，也便於連接至實驗室設備或使用者系統，以進行性能評估。
使用指南: PDF
支援產品和硬體
有庫存
限制：
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

DS90LV049 IBIS Model

SNLM024.ZIP (18 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片