DS92LV0411
- 5-Channel (4 data + 1
clock) Channel Link LVDS Parallel Interface Supports 24-bit Data
3-bit Control at 5 – 50 MHz - AC Coupled STP Interconnect up to 10 Meters in Length
- Integrated Serial CML Terminations
- AT–SPEED BIST Mode and Status Pin
- Optional I2C Compatible Serial Control Bus
- Power Down Mode Minimizes Power Dissipation
- 1.8V or 3.3V Compatible Control Pin Interface
- >8 kV ESD (HBM) Protection
- -40° to +85°C Temperature Range
- Data Scrambler for Reduced EMI
- DC–Balance Encoder for AC Coupling
- Selectable Output VOD and Adjustable De-Emphasis
- Random Data Lock; No Reference Clock Required
- Adjustable Input Receiver Equalization
- EMI Minimization on Output Parallel Bus (Spread Spectrum Clock Generation and LVDS VOD Select)
SERIALIZER – DS92LV0411
DESERIALIZER – DS92LV0412
All trademarks are the property of their respective owners.
The DS92LV0411 (serializer) and DS92LV0412 (deserializer) chipset translates a Channel Link LVDS video interface (4 LVDS Data + LVDS Clock) into a high-speed serialized interface over a single CML pair.
The DS92LV0411/DS92LV0412 enables applications that currently use the popular Channel Link or Channel Link style devices to seamlessly upgrade to an embedded clock interface to reduce interconnect cost or ease design challenges. The parallel LVDS interface also reduces FPGA I/O pins, board trace count and alleviates EMI issues, when compared to traditional single-ended wide bus interfaces.
Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables longer distance transmission over lossy cables and backplanes. The Deserializer automatically locks to incoming data without an external reference clock or special sync patterns, providing easy “plug-and-go” operation.
The DS92LV0411 and DS92LV0412 are programmable though an I2C interface as well as by pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.
The DS92LV0411 and DS92LV0412 can be used interchangeably with the DS92LV2411 or DS92LV2412. This allows designers the flexibility to connect to the host device and receiving devices with different interface types, LVDS or LVCMOS.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS92LV0411/12 5 - 50MHz Ch Link II SER/DES with LVDS Parallel Interface datasheet (Rev. B) | 2013/4/16 | |||
| 應用說明 | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018/11/9 | ||||
| 應用說明 | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013/4/29 | ||||
| 使用指南 | LV04EVK01 Channel Link to Channel Link II Converter Evaluation Kit | 2012/2/1 | ||||
| 設計指南 | Channel Link II Design Guide | 2011/1/21 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (NJK) | 36 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。