首頁 電源管理 AC/DC 切換穩壓器 AC/DC 控制器

LM5041B

現行

具參考接腳可分接頭選項的串接 PWM 控制器

產品詳細資料

Topology Push pull Control mode Current Features Current limiting, Programmable soft start, Synchronization pin Duty cycle (max) (%) 50
Topology Push pull Control mode Current Features Current limiting, Programmable soft start, Synchronization pin Duty cycle (max) (%) 50
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)

  • Internal Start-up Bias Regulator
  • Programmable Line Under-Voltage Lockout (UVLO) with Adjustable Hysteresis
  • Current Mode Control
  • Internal Error Amplifier with Reference
  • Cycle-by-cycle Over-Current Protection
  • Leading Edge Blanking
  • Programmable Push-Pull Overlap or Dead Time
  • Internal 1.5A Push-Pull Gate Drivers
  • Programmable Soft-Start
  • Programmable Oscillator with Sync Capability
  • Precision Reference
  • Thermal Shutdown

  • Internal Start-up Bias Regulator
  • Programmable Line Under-Voltage Lockout (UVLO) with Adjustable Hysteresis
  • Current Mode Control
  • Internal Error Amplifier with Reference
  • Cycle-by-cycle Over-Current Protection
  • Leading Edge Blanking
  • Programmable Push-Pull Overlap or Dead Time
  • Internal 1.5A Push-Pull Gate Drivers
  • Programmable Soft-Start
  • Programmable Oscillator with Sync Capability
  • Precision Reference
  • Thermal Shutdown

  • The LM5041B PWM controller contains all of the features necessary to implement either current-fed or voltage-fed push-pull or bridge power converters. These “Cascaded” topologies are well suited for multiple output and higher power applications. The LM5041B includes these four control outputs: the buck stage controls (HD and LD) and the push-pull control outputs (PUSH and PULL). Push-pull outputs are driven at 50% nominal duty cycle at one half of the switching frequency of the buck stage and can be configured for either a guaranteed overlap time (for current-fed applications) or a guaranteed non-overlap time (for voltage-fed applications). Push-pull stage MOSFETs can be driven directly from the internal gate drivers while the buck stage requires an external driver such as the LM5102. The LM5041B includes a high-voltage start-up regulator that operates over a wide input range of 15V to 100V. The PWM controller is designed for high-speed capability including an oscillator frequency range up to 1 MHz and total propagation delays of less than 100 ns. Additional features include line Under-Voltage Lock-Out (UVLO), Soft-Start, an error amplifier, precision voltage reference, and thermal shutdown.

    The differences between LM5041, LM5041A and LM5041B are as follows: In the LM5041A and the LM5041B version, the hiccup mode over-current protection is not employed and the VCC bias regulator is not disabled by a low state at the SS pin. In the LM5041B version, both the high and low side buck stage gate drivers are forced to a low state when the controller is disabled. In the LM5041 and the LM5041B version, the buck stage controller is disabled by either a low state at the UVLO pin or a low state at the SS pin. Also in the LM5041B version, the REF pin 5V regulator is not disabled by a UVLO pin low state.


    The LM5041B PWM controller contains all of the features necessary to implement either current-fed or voltage-fed push-pull or bridge power converters. These “Cascaded” topologies are well suited for multiple output and higher power applications. The LM5041B includes these four control outputs: the buck stage controls (HD and LD) and the push-pull control outputs (PUSH and PULL). Push-pull outputs are driven at 50% nominal duty cycle at one half of the switching frequency of the buck stage and can be configured for either a guaranteed overlap time (for current-fed applications) or a guaranteed non-overlap time (for voltage-fed applications). Push-pull stage MOSFETs can be driven directly from the internal gate drivers while the buck stage requires an external driver such as the LM5102. The LM5041B includes a high-voltage start-up regulator that operates over a wide input range of 15V to 100V. The PWM controller is designed for high-speed capability including an oscillator frequency range up to 1 MHz and total propagation delays of less than 100 ns. Additional features include line Under-Voltage Lock-Out (UVLO), Soft-Start, an error amplifier, precision voltage reference, and thermal shutdown.

    The differences between LM5041, LM5041A and LM5041B are as follows: In the LM5041A and the LM5041B version, the hiccup mode over-current protection is not employed and the VCC bias regulator is not disabled by a low state at the SS pin. In the LM5041B version, both the high and low side buck stage gate drivers are forced to a low state when the controller is disabled. In the LM5041 and the LM5041B version, the buck stage controller is disabled by either a low state at the UVLO pin or a low state at the SS pin. Also in the LM5041B version, the REF pin 5V regulator is not disabled by a UVLO pin low state.


    下載 觀看有字幕稿的影片 影片

    技術文件

    找不到結果。請清除您的搜尋條件,然後再試一次。
    檢視所有 3
    重要文件 類型 標題 格式選項 下載最新的英文版本 日期
    * 資料表 LM5041B Cascaded PWM Controller datasheet 2009/5/1
    應用說明 DC - DC Converter Featuring the Cascaded Power Converter Topology 2007/3/21
    白皮書 Communications System Power Supply Designs 2004/1/1

    設計與開發

    如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

    封裝 針腳 CAD 符號、佔位空間與 3D 模型
    TSSOP (PW) 16 Ultra Librarian

    訂購與品質

    建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片