產品詳細資料

Number of outputs 8 Output type LVDS Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
Number of outputs 8 Output type LVDS Output frequency (max) (MHz) 800 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated integer-N PLL, uWire Rating Catalog
WQFN (RHS) 48 49 mm² (7 mm × 7 mm)
  • 20 fs Additive Jitter
  • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz
  • Clock Output Frequency Range of 1 to 800 MHz
  • 3 LVDS and 5 LVPECL Clock Outputs
  • Dedicated Divider and Delay Blocks on Each Clock Output
  • Pin Compatible Family of Clocking Devices
  • 3.15 to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
  • 20 fs Additive Jitter
  • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz
  • Clock Output Frequency Range of 1 to 800 MHz
  • 3 LVDS and 5 LVPECL Clock Outputs
  • Dedicated Divider and Delay Blocks on Each Clock Output
  • Pin Compatible Family of Clocking Devices
  • 3.15 to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)

The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), three LVDS, and five LVPECL clock output distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioner comes in a 48-pin WQFN package and is footprint compatible with other clocking devices in the same family.

The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), three LVDS, and five LVPECL clock output distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioner comes in a 48-pin WQFN package and is footprint compatible with other clocking devices in the same family.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
LMK01000 現行 具 3 個 LVDS 和 5 個 LVPECL 輸出的 1.6-GHz 高性能時脈緩衝器、分頻器和分配器 Distribution, Divide, And Delay Only
LMK03200 現行 具整合式 VCO 的精密 0 延遲時脈調節器 0-delay Outputs With PLL+VCO For Jitter Cleaning And Clock Generation

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 LMK02000 Precision Clock Conditioner with Integrated PLL datasheet (Rev. D) 2007/9/4
應用說明 AN-1734 Using the LMK03000C to Clean Recovered Clocks (Rev. B) 2013/4/26
應用說明 High Speed ADCs with Interfacing, Driving and Clocking Schemes (Rev. A) 2013/4/26
應用說明 AN-1821 CPRI Repeater System (Rev. A) 2013/4/26
應用說明 Selecting Amplifiers, ADCs, and Clocks for High-Performance Signal Paths 2007/9/13
應用說明 Generating Precision Clocks for Time- Interleaved ADCs 2007/8/2
設計指南 Clock Conditioner Owner's Manual 2006/11/10

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

軟體程式設計工具

CODELOADER — CodeLoader Device Register Programming v4.19.0

The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

Which software do I use?

Product

(...)

支援產品和硬體
支援軟體

CLOCKDESIGNTOOL — Clock Design Tool Software

時脈設計工具軟體可協助進行零件選擇、迴路濾波器設計,以及計時裝置解決方案模擬。當您輸入所需的輸出頻率和參考頻率 (選用) 時,此工具可提供符合指定需求、分頻器值和建議迴路濾波器的 TI 裝置,以將抖動降到最低。

CLOCKDESIGNTOOL 教學影片

我應該使用哪個軟體?

產品

迴路濾波器和裝置配置 + 模擬

模擬工具

裝置暫存器程式化

LMX24xx PLL 系列

EasyPLL

時脈系統架構

CodeLoader

LMX25xx PLL+VCO 系列

時脈設計工具

LMK 抖動清除器及分配器

支援產品和硬體
支援軟體

TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

德州儀器 (TI) 的時鐘及合成器 (TICS) 專業級軟體用於編程具有以下前置字元的產品編號的評估模組 (EVM):CDC、LMK 和 LMX。這些產品包括鎖相迴路及電壓控制振盪器 (PLL+VCO)、合成器和時鐘裝置。

支援產品和硬體
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具,可根據您的系統需求產生時鐘樹解決方案,進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料,產生系統級多晶片計時解決方案。

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RHS) 48 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片