LMK04714-Q1
- AEC-Q100 Grade 1: –40°C to 125°C
- Maximum clock output frequency: 3255 MHz
- Multi-mode: dual PLL, single PLL, and clock distribution
- 6-GHz external VCO or distribution input
- Ultra-low noise, at 2500 MHz:
- 54-fs RMS jitter (12 kHz to 20 MHz)
- 64-fs RMS jitter (100 Hz to 20 MHz)
- –157.6-dBc/Hz noise floor
- Ultra-low noise, at 3200 MHz:
- 61-fs RMS jitter (12 kHz to 20 MHz)
- 67-fs RMS jitter (100 Hz to 100 MHz)
- –156.5-dBc/Hz noise floor
- PLL2
- PLL FOM of –230 dBc/Hz
- PLL 1/f of –128 dBc/Hz
- Phase detector rate up to 320 MHz
- Two integrated VCOs: 2440 to 2600 MHz and 2945 to 3255 MHz
- Up to 14 differential device clocks
- CML, LVPECL, LCPECL, HSDS, LVDS, and 2xLVCMOS programmable outputs
- Up to 1 buffered VCXO/XO output
- LVPECL, LVDS, 2xLVCMOS programmable
- 1-1023 CLKOUT integer divider
- 1-8191 SYSREF integer divider
- 25-ps step analog delay for SYSREF clocks
- Digital delay and dynamic digital delay for device clocks and SYSREF
- Holdover mode with PLL1
- 0-delay with PLL1 or PLL2
- High Reliability
- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability
The LMK04714-Q1 is a high performance clock conditioner with JEDEC JESD204B/C support for space applications.
The 14 clock outputs from PLL2 can be configured to drive seven JESD204B/C converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B/C applications, each of the 14 outputs can be individually configured as high-performance outputs for traditional clocking systems.
This device can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.
The high performance combined with features like the ability to trade off between power and performance, dual VCOs, dynamic digital delay, and holdover allows to provide flexible high performance clocking trees.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | LMK04714-Q1 Automotive Grade Ultra-Low-Noise JESD204B/C Dual-Loop Clock Jitter Cleaner datasheet | PDF | HTML | 2023/10/5 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices
德州儀器 (TI) 的時鐘及合成器 (TICS) 專業級軟體用於編程具有以下前置字元的產品編號的評估模組 (EVM)：CDC、LMK 和 LMX。這些產品包括鎖相迴路及電壓控制振盪器 (PLL+VCO)、合成器和時鐘裝置。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| HTQFP (PAP) | 64 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。