LMK1C1102A

現行

1.8V、2.5V 或 3.3V 非同步 2 通道輸出 LVCMOS 緩衝器

立即訂購

產品規格表

document-pdfAcrobat LMK1C110xA 1.8V, 2.5V, and 3.3V Low Noise Asynchronous LVCMOS Clock Buffer Family datasheet (英文) PDF | HTML

LMK1C1102A

現行

產品規格表

立即訂購

產品詳細資料

Number of outputs

2

Additive RMS jitter (typ) (fs)

19.2

Core supply voltage (V)

1.8, 2.5, 3.3

Output supply voltage (V)

1.8, 2.5, 3.3

Output skew (ps)

25

Operating temperature range (°C)

-40 to 125

Rating

Catalog

Output type

LVCMOS

Input type

LVCMOS

Number of outputs

2

Additive RMS jitter (typ) (fs)

19.2

Core supply voltage (V)

1.8, 2.5, 3.3

Output supply voltage (V)

1.8, 2.5, 3.3

Output skew (ps)

25

Operating temperature range (°C)

-40 to 125

Rating

Catalog

Output type

LVCMOS

Input type

LVCMOS

WSON (DQF)

8

4 mm² (2 mm × 2 mm)

TSSOP (PW)

8

19.2 mm² (3 mm × 6.4 mm)

High-performance 1:2, 1:3, 1:4, 1:6 and 1:8 LVCMOS clock buffer
Very low output skew:
- LMK1C1102A, LMK1C1103A and LMK1C1104A < 50ps
- LMK1C1106 and LMK1C1108 < 55ps
Extremely low additive jitter:
- LMK1C1102A, LMK1C1103A and LMK1C1104A
  - 7.5fs typical at V_DD = 3.3V
  - 10fs typical at V_DD = 2.5V
  - 19.2fs typical at V_DD = 1.8V

LMK1C1106A and LMK1C1108A
- 12fs typical at VDD = 3.3V
- 15fs typical at VDD = 2.5V
- 28fs typical at VDD = 1.8V

Very low propagation delay < 3ns
Asynchronous output enable
Supply voltage: 3.3V, 2.5V, or 1.8V
- Fail-safe inputs: 3.3V tolerant input at all supply voltages
fmax = 250MHz for 3.3V fmax = 200MHz for 2.5V or 1.8V
Operating temperature range: –40°C to 125°C

High-performance 1:2, 1:3, 1:4, 1:6 and 1:8 LVCMOS clock buffer
Very low output skew:
- LMK1C1102A, LMK1C1103A and LMK1C1104A < 50ps
- LMK1C1106 and LMK1C1108 < 55ps
Extremely low additive jitter:
- LMK1C1102A, LMK1C1103A and LMK1C1104A
  - 7.5fs typical at V_DD = 3.3V
  - 10fs typical at V_DD = 2.5V
  - 19.2fs typical at V_DD = 1.8V

LMK1C1106A and LMK1C1108A
- 12fs typical at VDD = 3.3V
- 15fs typical at VDD = 2.5V
- 28fs typical at VDD = 1.8V

Very low propagation delay < 3ns
Asynchronous output enable
Supply voltage: 3.3V, 2.5V, or 1.8V
- Fail-safe inputs: 3.3V tolerant input at all supply voltages
fmax = 250MHz for 3.3V fmax = 200MHz for 2.5V or 1.8V
Operating temperature range: –40°C to 125°C

The LMK1C110xA is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments. The entire family is designed with a modular approach in mind. Five different fan-out variations, 1:2, 1:3, 1:4, 1:6 and 1:8 are available.

All of the devices within this family are pin-compatible to each other and backwards compatible to the CDCLVC110x family for easy handling.

The LMK1C110xA supports a asynchronous output enable control (1G) which switches the outputs into a low state when 1G is low. Asynchronous enable and disable is helpful for 1PPS applications and DC inputs operations. These devices have a fail-safe input that prevents oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

The LMK1C110xA is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments. The entire family is designed with a modular approach in mind. Five different fan-out variations, 1:2, 1:3, 1:4, 1:6 and 1:8 are available.

All of the devices within this family are pin-compatible to each other and backwards compatible to the CDCLVC110x family for easy handling.

The LMK1C110xA supports a asynchronous output enable control (1G) which switches the outputs into a low state when 1G is low. Asynchronous enable and disable is helpful for 1PPS applications and DC inputs operations. These devices have a fail-safe input that prevents oscillation at the outputs in the absence of an input signal and allows for input signals before VDD is supplied.

filter

尋找其它時鐘緩衝器

下載觀看有字幕稿的影片影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

重要文件	類型	標題	格式選項	下載最新的英文版本		日期
*	資料表	LMK1C110xA 1.8V, 2.5V, and 3.3V Low Noise Asynchronous LVCMOS Clock Buffer Family datasheet	PDF \| HTML			2025/5/27

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

設計工具

PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具

PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。

支援產品和硬體

下載選項

封裝	針腳	CAD 符號、佔位空間與 3D 模型
WSON (DQF)	8	Ultra Librarian
TSSOP (PW)	8	Ultra Librarian

適用 TI 的評估品項標準條款與條件。

LMK1C1102A

1.8V、2.5V 或 3.3V 非同步 2 通道輸出 LVCMOS 緩衝器

LMK1C1102A

產品詳細資料

技術文件

設計與開發

PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

影片系列

影片