LMK1D2104
- High-performance LVDS clock buffer family: up to
2GHz
- Dual 1:2 differential buffer
- Dual 1:4 differential buffer
- Supply voltage: 1.71V to 3.465V
- Fail-safe input operation
- Low additive jitter: < max 60fs RMS in 12kHz to 20MHz at 156.25MHz
- Very low phase noise floor: -164dBc/Hz (typical)
- Very low propagation delay < 575ps max
- Output skew of 20ps max
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML signal levels.
- LVDS reference voltage, VAC_REF, available for capacitive coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packaged in
- LMK1D2102: 3mm × 3mm, 16-Pin VQFN
- LMK1D2104: 5mm × 5mm, 28-Pin VQFN
The LMK1D210x clock buffer distributes two clock inputs (IN0 and IN1) to a total of up to 8 pairs of differential LVDS clock outputs (OUT0, OUT7) with minimum skew for clock distribution. Each buffer block consists of one input and up to 4 LVDS outputs. The inputs can either be LVDS, LVPECL, HCSL, CML or LVCMOS.
The LMK1D210x is specifically designed for driving 50Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in 1.8V, 2.5V, 3.3V LVCMOS Clock Driver Connected to LMK1D210x Input must be applied to the unused negative input pin.
Using the control pin (EN), output banks can either be enabled or disabled. If this pin is left open, two buffers with all outputs are enabled, if switched to a logic "0", both banks with all outputs are disabled (static logic "0"), if switched to a logic "1", one bank and the outputs are disabled while another bank with the outputs are enabled. The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.
The device operates in 1.8V or 2.5V or 3.3V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D210x package variant is shown in the table below:
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | LMK1D210x Low Additive Jitter LVDS Buffer datasheet (Rev. C) | PDF | HTML | 2026/2/27 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
LMK1D1208EVM — 適用於低抖動 2:8 LVDS 扇出緩衝器的 LMK1D1208 評估模組
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RHD) | 28 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。