首頁 介面 I2C & I3C ICs I2C 通用 I/O (GPIO)
首頁
介面
I2C & I3C ICs
I2C 通用 I/O (GPIO)

PCA9555

現行

具中斷、弱推拉和配置暫存器的 16 位元 2.3 至 5.5-V I2C/SMBus I/O 擴展器

立即訂購
產品規格表

現在提供此產品的更新版本

open-in-new 比較替代產品
可直接投入的替代產品，相較於所比較的裝置，具備升級功能
TCA9555 現行 具中斷、弱推拉和配置暫存器的 16 位元 1.65 至 5.5-V I2C/SMBus I/O 擴展器 Performance enhancements for power-on reset, interrupt, and lower voltage operation.

PCA9555

現行
產品規格表 立即訂購

產品詳細資料

Number of I/Os 16 Features Configuration registers, Interrupt pin Supply voltage (min) (V) 2.3 Supply voltage (max) (V) 5.5 Addresses 8 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
Number of I/Os 16 Features Configuration registers, Interrupt pin Supply voltage (min) (V) 2.3 Supply voltage (max) (V) 5.5 Addresses 8 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
SOIC (DW) 24 159.65 mm² 15.5 x 10.3 SSOP (DB) 24 63.96 mm² 8.2 x 7.8 SSOP (DBQ) 24 51.9 mm² 8.65 x 6 TSSOP (PW) 24 49.92 mm² 7.8 x 6.4 TVSOP (DGV) 24 32 mm² 5 x 6.4 VQFN (RGE) 24 16 mm² 4 x 4
  • Low Standby-Current Consumption of 1 µA Max
  • I2C to Parallel Port Expander
  • Open-Drain Active-Low Interrupt Output
  • 5-V Tolerant I/O Ports
  • Compatible With Most Microcontrollers
  • 400-kHz Fast I2C Bus
  • Address by Three Hardware Address Pins for Use of up to Eight Devices
  • Polarity Inversion Register
  • Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • Low Standby-Current Consumption of 1 µA Max
  • I2C to Parallel Port Expander
  • Open-Drain Active-Low Interrupt Output
  • 5-V Tolerant I/O Ports
  • Compatible With Most Microcontrollers
  • 400-kHz Fast I2C Bus
  • Address by Three Hardware Address Pins for Use of up to Eight Devices
  • Polarity Inversion Register
  • Latched Outputs With High-Current Drive Capability for Directly Driving LEDs
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

This 16-bit I/O expander for the two-line bidirectional bus (I2C) is designed for 2.3-V to 5.5-V VCC operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I2C interface [serial clock (SCL), serial data (SDA)].

The PCA9555 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low operation) registers. At power on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

This 16-bit I/O expander for the two-line bidirectional bus (I2C) is designed for 2.3-V to 5.5-V VCC operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I2C interface [serial clock (SCL), serial data (SDA)].

The PCA9555 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active high or active low operation) registers. At power on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.
filter 尋找其它 I2C 通用 I/O (GPIO)
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 11
類型 標題 日期
* Data sheet PCA9555 Remote 16-bit I2C and SMBus I/O Expander with Interrupt Output and Configuration Registers datasheet (Rev. J) PDF | HTML 2021年 3月 11日
Application note I2C: What is the Auto Increment Feature? PDF | HTML 2024年 7月 5日
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024年 7月 3日
Application note I2C Dynamic Addressing 2019年 4月 25日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 2016年 9月 7日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
Application note Understanding the I2C Bus PDF | HTML 2015年 6月 30日
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 2015年 2月 13日
Application note Programming Fun Lights With TI's TCA6507 2007年 11月 30日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

PCA9555 IBIS Model

SCPM035.ZIP (98 KB) - IBIS Model
下載
設計工具

I2C-DESIGNER — I2C 設計工具

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
在雲端評估
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (DW) 24 Ultra Librarian
SSOP (DB) 24 Ultra Librarian
SSOP (DBQ) 24 Ultra Librarian
TSSOP (PW) 24 Ultra Librarian
TVSOP (DGV) 24 Ultra Librarian
VQFN (RGE) 24 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片