產品詳細資料

DSP type 1 C4x DSP (max) (MHz) 60 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
DSP type 1 C4x DSP (max) (MHz) 60 CPU 32-bit Rating Military Operating temperature range (°C) -55 to 125
CFP (HFH) 352 2304 mm² 48 x 48 CPGA (GF) 325 2232.5625 mm² 47.25 x 47.25
  • SMJ: QML Processing to MIL-PRF-38535
  • SM: Standard Processing
  • TMP: Commercial Level Processing TAB
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 100°C
    • Commercial (C) -25°C to 85°C
    • Commercial (L) 0°C to 70°C
  • Highest Performance Floating-Point Digital Signal Processor (DSP)
    • C40-60:
      • 33-ns Instruction Cycle Time:
        60 MFLOPS, 30 MIPS, 330 MOPS, 384 MBps
    • C40-50:
      • 40-ns Instruction Cycle Time:
        50 MFLOPS, 25 MIPS, 275 MOPS, 320 MBps
    • C40-40:
      • 50-ns Instruction Cycle Time:
        40 MFLOPS, 20 MIPS, 220 MOPS, 256 MBps
  • Six Communications Ports
  • 6-Channel Direct Memory Access (DMA) Coprocessor
  • Single-Cycle Conversion to and From IEEE-745 Floating-Point Format
  • Single Cycle 1/x, 1/x
  • Source-Code Compatible With SMJ320C30
  • Validated Ada Compiler
  • Single-Cycle 40-Bit Floating-Point, 32-Bit Integer Multipliers
  • 12 40-Bit Registers, 8 Auxiliary Registers, 14 Control Registers, and 2 Timers
  • IEEE Standard 1149.1 Test-Access Port (JTAG)
  • Two Identical External Data and Address Buses Supporting Shared Memory Systems and High Data-Rate, Single-Cycle Transfers:
    • High Port-Data Rate of 100 MBytes/s (Each Bus)
    • 16G-Byte Continuous Program/Data/Peripheral Address Space
    • Memory-Access Request for Fast, Intelligent Bus Arbitration
    • Separate Address-, Data-, and Control-Enable Pins
    • Four Sets of Memory-Control Signals Support Different Speed Memories in Hardware
  • Packaging:
    • 325-Pin Ceramic Grid Array (GF Suffix)
    • 352-Lead Ceramic Quad Flatpack (HFH Suffix)
    • 324-Pad JEDEC-Standard TAB Frame
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)
  • Separate Internal Program, Data, and DMA Coprocessor Buses for Support of Massive Concurrent Input/Output (I/O) of Program and Data Throughput, Maximizing Sustained Central Processing Unit (CPU) Performance
  • On-Chip Program Cache and Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance
    • 512-Byte Instruction Cache
    • 8K Bytes of Single-Cycle Dual-Access Program or Data RAM
    • ROM-Based Bootloader Supports Program Bootup Using 8-, 16-, or 32-Bit Memories Over Any One of the Communications Ports

IEEE Standard 1149.1- 1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
EPIC and TI are trademarks of Texas Instruments Incorporated.

  • SMJ: QML Processing to MIL-PRF-38535
  • SM: Standard Processing
  • TMP: Commercial Level Processing TAB
  • Operating Temperature Ranges:
    • Military (M) -55°C to 125°C
    • Special (S) -55°C to 100°C
    • Commercial (C) -25°C to 85°C
    • Commercial (L) 0°C to 70°C
  • Highest Performance Floating-Point Digital Signal Processor (DSP)
    • C40-60:
      • 33-ns Instruction Cycle Time:
        60 MFLOPS, 30 MIPS, 330 MOPS, 384 MBps
    • C40-50:
      • 40-ns Instruction Cycle Time:
        50 MFLOPS, 25 MIPS, 275 MOPS, 320 MBps
    • C40-40:
      • 50-ns Instruction Cycle Time:
        40 MFLOPS, 20 MIPS, 220 MOPS, 256 MBps
  • Six Communications Ports
  • 6-Channel Direct Memory Access (DMA) Coprocessor
  • Single-Cycle Conversion to and From IEEE-745 Floating-Point Format
  • Single Cycle 1/x, 1/x
  • Source-Code Compatible With SMJ320C30
  • Validated Ada Compiler
  • Single-Cycle 40-Bit Floating-Point, 32-Bit Integer Multipliers
  • 12 40-Bit Registers, 8 Auxiliary Registers, 14 Control Registers, and 2 Timers
  • IEEE Standard 1149.1 Test-Access Port (JTAG)
  • Two Identical External Data and Address Buses Supporting Shared Memory Systems and High Data-Rate, Single-Cycle Transfers:
    • High Port-Data Rate of 100 MBytes/s (Each Bus)
    • 16G-Byte Continuous Program/Data/Peripheral Address Space
    • Memory-Access Request for Fast, Intelligent Bus Arbitration
    • Separate Address-, Data-, and Control-Enable Pins
    • Four Sets of Memory-Control Signals Support Different Speed Memories in Hardware
  • Packaging:
    • 325-Pin Ceramic Grid Array (GF Suffix)
    • 352-Lead Ceramic Quad Flatpack (HFH Suffix)
    • 324-Pad JEDEC-Standard TAB Frame
  • Fabricated Using Enhanced Performance Implanted CMOS (EPIC™) Technology by Texas Instruments (TI™)
  • Separate Internal Program, Data, and DMA Coprocessor Buses for Support of Massive Concurrent Input/Output (I/O) of Program and Data Throughput, Maximizing Sustained Central Processing Unit (CPU) Performance
  • On-Chip Program Cache and Dual-Access/Single-Cycle RAM for Increased Memory-Access Performance
    • 512-Byte Instruction Cache
    • 8K Bytes of Single-Cycle Dual-Access Program or Data RAM
    • ROM-Based Bootloader Supports Program Bootup Using 8-, 16-, or 32-Bit Memories Over Any One of the Communications Ports

IEEE Standard 1149.1- 1990, IEEE Standard Test-Access Port and Boundary-Scan Architecture.
EPIC and TI are trademarks of Texas Instruments Incorporated.

The C40 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.72-um, double-level metal CMOS technology. The 320C40 is a part of the fourth-generation DSPs from Texas Instruments and is designed primarily for parallel processing.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

The C40 digital signal processors (DSPs) are 32-bit, floating-point processors manufactured in 0.72-um, double-level metal CMOS technology. The 320C40 is a part of the fourth-generation DSPs from Texas Instruments and is designed primarily for parallel processing.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 12
類型 標題 日期
* Data sheet SMJ320C40, TMP320C40 Digital Signal Processors datasheet (Rev. H) 2001年 10月 12日
* SMD SMJ320C40 SMD 5962-94669 2016年 6月 21日
Application note 320C3x, 320C4x, and 320MCM42x Power-Up Sensitivity at Cold Temperatures (Rev. D) 2004年 8月 6日
More literature SMJ320C40 DSP (Rev. H) 2001年 4月 3日
User guide JTAG/MPSD Emulation Technical Reference (Rev. A) 1994年 12月 1日
Application note Setting Up TMS320 DSP Interrupts in 'C' 1994年 11月 1日
User guide TMS320C4x Parallel Processing Development System Technical Reference (Rev. A) 1994年 4月 8日
Application note Parallel 2-D FFT Implementation With TMS320C4x DSPs (Rev. A) 1994年 2月 1日
Application note Parallel Digital Signal Processing With the TMS320C40 1994年 2月 1日
Application note Parallel Processing With TMS320C4x 1994年 2月 1日
Application note Calculation of TMS320C40 Power Dissipation 1993年 11月 1日
User guide Parallel Debug Mgr Addendum to TMS320C4x & TMS320C5x C Source Debugger UGs 1993年 4月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

TI320C40_hfh BSDL Model

SGUM002.ZIP (7 KB) - BSDL Model
設計工具

PROCESSORS-3P-SEARCH — Arm 架構 MPU、arm 架構 MCU 和 DSP 第三方搜尋工具

TI 已與公司合作,提供各種使用 TI 處理器的軟體、工具和 SOM 以加速生產。下載此搜尋工具,以快速瀏覽我們的第三方解決方案,並找出符合您需求的正確協力廠商。此處列出的軟體、工具和模組,皆由獨立第三方而非由德州儀器生產及管理。

搜尋工具會依產品類型分類,如下所示:

  • 工具包括 IDE/編譯器、偵錯和追蹤、模擬和建模軟體及快閃程式設計師。
  • OS 包含 TI 處理器支援的作業系統。
  • 應用軟體意指特定應用程式軟體,包括在 TI 處理器上執行的中介軟體和程式庫。
  • SOM 意指系統模組解決方案
封裝 引腳 下載
CFP (HFH) 352 檢視選項
CPGA (GF) 325 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片