SN65LVCP202
- Up to 2.5-Gbps Operation
- Nonblocking Architecture Allows Each
Output to Be Connected to Any Input - 30 ps of Deterministic Jitter
- Selectable Transmit Preemphasis Per Lane
- Receive Equalization
- Available Packaging: 24-Pin QFN
- Propagation Delay Times: 500 ps Typical
- Inputs Electrically Compatible With
CML Signal Levels - Operates From a Single 3.3-V Supply
- Outputs Can Be Driven to Hi-Z State
- Low Power: 290 mW (typ)
- Integrated Termination Resistors
- APPLICATIONS
- Clock Buffering/Clock MUXing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom
The SN65LVCP202 is a 2 × 2 nonblocking crosspoint switch in a flow-through pinout allowing for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 2:1
multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP202 incorporates 100-
termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.
The SN65LVCP202 is characterized for operation from –40°C to 85°C.
您可能會感興趣的類似產品
功能相同，但針腳輸出與所比較的裝置不同。
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | 2.5Gbps 2x2 Crosspoint Switch datasheet | 2008/6/4 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGE) | 24 | Ultra Librarian |